

## Single 8-Ch/Differential 4-Ch Latchable Analog Multiplexers

### Features

- Low  $r_{DS(on)}$ : 55  $\Omega$
- Low Charge Injection: 1 pC
- On-Board TTL Compatible Address Latches
- High Speed— $t_{TRANS}$ : 160 ns
- Break-Before-Make
- Low Power Consumption: 0.3 mW

### Benefits

- Improved System Accuracy
- Microprocessor Bus Compatible
- Easily Interfaced
- Reduced Crosstalk
- High Throughput
- Improved Reliability

### Applications

- Data Acquisition Systems
- Automatic Test Equipment
- Avionics and Military Systems
- Communication Systems
- Microprocessor Controlled Analog Systems
- Medical Instrumentation

### Description

The DG428/DG429 analog multiplexers have on-chip address and control latches to simplify design in microprocessor based applications. Break-before-make switching action protects against momentary crosstalk of adjacent input signals.

The DG428 selects one of eight single-ended inputs to a common output, while the DG429 selects one of four differential inputs to a common differential output.

An on channel conducts current equally well in both directions. In the off state each channel blocks voltages up to the power supply rails. An enable (EN) function allows the user to reset the multiplexer/demultiplexer to all switches off for stacking several devices. All control


inputs, address ( $A_x$ ) and enable (EN) are TTL compatible over the full specified operating temperature range.

The silicon-gate CMOS process enables operation over a wide range of supply voltages. The absolute maximum voltage rating is extended to 44 V. Additionally, single supply operation is also allowed and an epitaxial layer prevents latchup.


On-board TTL-compatible address latches simplify the digital interface design and reduce board space in bus-controlled systems such as data acquisition systems, process controls, avionics, and ATE.

### Functional Block Diagrams and Pin Configurations

DG428




DG428




### DG428/429

### Functional Block Diagrams and Pin Configurations (Cont'd)

**DG429**



**DG429**



**Truth Table — DG428**  
8-Channel Single-Ended Multiplexer

| A <sub>2</sub>               | A <sub>1</sub> | A <sub>0</sub> | EN | WR | RS | On Switch                           |
|------------------------------|----------------|----------------|----|----|----|-------------------------------------|
| <b>Latching</b>              |                |                |    |    |    |                                     |
| X                            | X              | X              | X  |    | 1  | Maintains previous switch condition |
| <b>Reset</b>                 |                |                |    |    |    |                                     |
| X                            | X              | X              | X  | X  | 0  | None (latches cleared)              |
| <b>Transparent Operation</b> |                |                |    |    |    |                                     |
| X                            | X              | X              | 0  | 0  | 1  | None                                |
| 0                            | 0              | 0              | 1  | 0  | 1  | 1                                   |
| 0                            | 0              | 1              | 1  | 0  | 1  | 2                                   |
| 0                            | 1              | 0              | 1  | 0  | 1  | 3                                   |
| 0                            | 1              | 1              | 1  | 0  | 1  | 4                                   |
| 1                            | 0              | 0              | 1  | 0  | 1  | 5                                   |
| 1                            | 0              | 1              | 1  | 0  | 1  | 6                                   |
| 1                            | 1              | 0              | 1  | 0  | 1  | 7                                   |
| 1                            | 1              | 1              | 1  | 0  | 1  | 8                                   |

**Truth Table — DG429**  
Differential 4-Channel Multiplexer

| A <sub>1</sub>               | A <sub>0</sub> | EN | WR | RS | On Switch                           |
|------------------------------|----------------|----|----|----|-------------------------------------|
| <b>Latching</b>              |                |    |    |    |                                     |
| X                            | X              | X  |    | 1  | Maintains previous switch condition |
| <b>Reset</b>                 |                |    |    |    |                                     |
| X                            | X              | X  | X  | 0  | None (latches cleared)              |
| <b>Transparent Operation</b> |                |    |    |    |                                     |
| X                            | X              | 0  | 0  | 1  | None                                |
| 0                            | 0              | 1  | 0  | 1  | 1                                   |
| 0                            | 1              | 1  | 0  | 1  | 2                                   |
| 1                            | 0              | 1  | 0  | 1  | 3                                   |
| 1                            | 1              | 1  | 0  | 1  | 4                                   |

Logic "0" = V<sub>AL</sub> ≤ 0.8 V  
 Logic "1" = V<sub>AH</sub> ≥ 2.4 V  
 X = Don't Care

**Ordering Information — DG428**

| Temp Range   | Package            | Part Number |
|--------------|--------------------|-------------|
| -40 to 85°C  | 18-Pin Plastic DIP | DG428DJ     |
|              | 20-Pin PLCC        | DG428DN     |
| -55 to 125°C | 18-Pin CerDIP      | DG428AK     |
|              |                    | DG428AK/883 |

**Ordering Information — DG429**

| Temp Range   | Package            | Part Number |
|--------------|--------------------|-------------|
| -40 to 85°C  | 18-Pin Plastic DIP | DG429DJ     |
|              | 20-Pin PLCC        | DG429DN     |
| -55 to 125°C | 18-Pin CerDIP      | DG429AK     |
|              |                    | DG429AK/883 |

### Absolute Maximum Ratings

Voltage Referenced to V-

|   |   |
|---|---|
| V+  | 44 V  |
| GND   | 25 V  |
| Digital Inputs <sup>a</sup> , V <sub>S</sub> , V <sub>D</sub> | (V-) -2 V to (V+) +2 V or 30 mA, whichever occurs first |
| Current (Any Terminal)  | 30 mA   |
| Peak Current, S or D (Pulsed at 1 ms, 10% Duty Cycle Max)     | 100 mA  |
| Storage Temperature (AK Suffix)                               | -65 to 150°C  |
| (DJ, DN Suffix)   | -65 to 125°C  |

Power Dissipation (Package)<sup>b</sup>

|                                 |        |
|---------------------------------|--------|
| 18-Pin Plastic DIP <sup>c</sup> | 470 mW |
| 18-Pin CerDIP <sup>d</sup>      | 900 mW |
| 20-Pin PLCC <sup>e</sup>        | 800 mW |

Notes:

- Signals on S<sub>X</sub>, D<sub>X</sub> or I<sub>NX</sub> exceeding V+ or V- will be clamped by internal diodes. Limit forward diode current to maximum current ratings.
- All leads soldered or welded to PC board.
- Derate 6.3 mW/°C above 75°C.
- Derate 12 mW/°C above 75°C.
- Derate 10 mW/°C above 75°C.

### Specifications<sup>a</sup>

| Parameter  | Symbol                   | Test Conditions Unless Otherwise Specified   |       | Temp <sup>b</sup> | Typ <sup>c</sup> | A Suffix<br>-55 to 125°C |                  | D Suffix<br>-40 to 85°C |                  | Unit |
|--|--------------------------|--|-------|-------------------|------------------|--------------------------|------------------|-------------------------|------------------|------|
|  |                          | V <sub>+</sub> = 15 V, V <sub>-</sub> = -15 V, WR = 0, RS = 2.4 V, V <sub>IN</sub> = 2.4 V, 0.8 V <sup>f</sup>             |       |                   |                  | Min <sup>d</sup>         | Max <sup>d</sup> | Min <sup>d</sup>        | Max <sup>d</sup> |      |
| <b>Analog Switch</b>   |                          |  |       |                   |                  |                          |                  |                         |                  |      |
| Analog Signal Range <sup>e</sup>                                     | V <sub>ANALOG</sub>      |  |       | Full              |                  | -15                      | 15               | -15                     | 15               | V    |
| Drain-Source On-Resistance   | r <sub>DS(on)</sub>      | V <sub>D</sub> = ±10 V, V <sub>AL</sub> = 0.8 V<br>I <sub>S</sub> = -1 mA, V <sub>AH</sub> = 2.4 V                         |       | Room Full         | 55               |                          | 100<br>125       |                         | 100<br>125       | Ω    |
| Greatest Change in r <sub>DS(on)</sub> Between Channels <sup>g</sup> | Δr <sub>DS(on)</sub>     | -10 V < V <sub>S</sub> < 10 V<br>I <sub>S</sub> = -1 mA  |       | Room              | 5                |                          |                  |                         |                  | %    |
| Source Off Leakage Current   | I <sub>S(off)</sub>      | V <sub>S</sub> = ±10 V, V <sub>D</sub> = ∓10 V<br>V <sub>EN</sub> = 0 V  |       | Room Full         | ±0.03            | -0.5<br>-50              | 0.5<br>50        | -0.5<br>-50             | 0.5<br>50        | nA   |
| Drain Off Leakage Current  | I <sub>D(off)</sub>      | V <sub>D</sub> = ±10 V<br>V <sub>S</sub> = ∓10 V<br>V <sub>EN</sub> = 0 V  | DG428 | Room Full         | ±0.07            | -1<br>-100               | 1<br>100         | -1<br>-100              | 1<br>100         |      |
|  |                          |  | DG429 | Room Full         | ±0.05            | -1<br>-50                | 1<br>50          | -1<br>-50               | 1<br>50          |      |
| Drain On Leakage Current   | I <sub>D(on)</sub>       | V <sub>S</sub> = V <sub>D</sub> = ±10 V<br>V <sub>EN</sub> = 2.4 V<br>V <sub>AL</sub> = 0.8 V<br>V <sub>AH</sub> = 2.4 V   | DG428 | Room Full         | ±0.07            | -1<br>-100               | 1<br>100         | -1<br>-100              | 1<br>100         |      |
|  |                          |  | DG429 | Room Full         | ±0.05            | -1<br>-50                | 1<br>50          | -1<br>-50               | 1<br>50          |      |
| <b>Digital Control</b>   |                          |  |       |                   |                  |                          |                  |                         |                  |      |
| Logic Input Current Input Voltage High                               | I <sub>AH</sub>          | V <sub>A</sub> = 2.4 V   |       | Full              | 0.01             |                          | 1                |                         | 1                | μA   |
|  |                          | V <sub>A</sub> = 15 V  |       | Full              | 0.01             |                          | 1                |                         | 1                |      |
| Logic Input Current Input Voltage Low                                | I <sub>AL</sub>          | V <sub>EN</sub> = 0 V, 2.4 V, V <sub>A</sub> = 0 V<br>RS = 0 V, WR = 0 V   |       | Full              | -0.01            | -1                       |                  | -1                      |                  |      |
| Logic Input Capacitance  | C <sub>in</sub>          | f = 1 MHz  |       | Room              | 8                |                          |                  |                         |                  | pF   |
| <b>Dynamic Characteristics</b>                                       |                          |  |       |                   |                  |                          |                  |                         |                  |      |
| Transition Time  | t <sub>TRANS</sub>       | See Figure 5   |       | Room Full         | 150              |                          | 250<br>300       |                         | 250<br>300       | ns   |
| Break-Before-Make Interval   | t <sub>OPEN</sub>        | See Figure 4   |       | Full              | 30               | 10                       |                  | 10                      |                  |      |
| Enable and Write Turn-On Time  | t <sub>ON(EN, WR)</sub>  | See Figures 6 and 7  |       | Room Full         | 90               |                          | 150<br>225       |                         | 150<br>225       |      |
| Enable and Reset Turn-Off Time                                       | t <sub>OFF(EN, RS)</sub> | See Figures 6 and 8  |       | Room Full         | 55               |                          | 150<br>300       |                         | 150<br>300       |      |
| Charge Injection   | Q                        | V <sub>GEN</sub> = 0 V, R <sub>GEN</sub> = 0 Ω<br>C <sub>L</sub> = 1 nF, See Figure 9                                      |       | Room              | 1                |                          |                  |                         |                  | pC   |
| Off Isolation  | OIRR                     | V <sub>EN</sub> = 0 V, R <sub>L</sub> = 300 Ω, C <sub>L</sub> = 15 pF<br>V <sub>S</sub> = 7 V <sub>RMS</sub> , f = 100 kHz |       | Room              | -75              |                          |                  |                         |                  | dB   |
| Source Off Capacitance   | C <sub>S(off)</sub>      | V <sub>S</sub> = 0 V, V <sub>EN</sub> = 0 V, f = 1 MHz   |       | Room              | 11               |                          |                  |                         |                  | pF   |
| Drain Off Capacitance  | C <sub>D(off)</sub>      | V <sub>D</sub> = 0 V, V <sub>EN</sub> = 0 V<br>f = 1 MHz   | DG428 | Room              | 40               |                          |                  |                         |                  |      |
|  |                          |  | DG429 | Room              | 20               |                          |                  |                         |                  |      |
| Drain On Capacitance   | C <sub>D(on)</sub>       | V <sub>D</sub> = 0 V, V <sub>EN</sub> = 0 V<br>f = 1 MHz   | DG428 | Room              | 54               |                          |                  |                         |                  |      |
|  |                          |  | DG429 | Room              | 34               |                          |                  |                         |                  |      |

# DG428/429

## Specifications<sup>a</sup> (Cont'd)

| Parameter                                | Symbol   | Test Conditions<br>Unless Otherwise Specified<br>$V_+ = 15\text{ V}, V_- = -15\text{ V}, \overline{WR} = 0,$<br>$\overline{RS} = 2.4\text{ V}, V_{IN} = 2.4\text{ V}, 0.8\text{ V}^f$ | Temp <sup>b</sup> | Typ <sup>c</sup> | A Suffix<br>-55 to 125°C |                  | D Suffix<br>-40 to 85°C |                  | Unit |
|--|----------|---|-------------------|------------------|--------------------------|------------------|-------------------------|------------------|------|
|  |          |   |                   |                  | Min <sup>d</sup>         | Max <sup>d</sup> | Min <sup>d</sup>        | Max <sup>d</sup> |      |
| <b>Minimum Input Timing Requirements</b> |          |   |                   |                  |                          |                  |                         |                  |      |
| Write Pulse Width                        | $t_W$    | See Figure 2  | Full              |                  | 100                      |                  | 100                     |                  | ns   |
| $A_X$ , EN Data Set Up time              | $t_S$    |   | Full              |                  | 100                      |                  | 100                     |                  |      |
| $A_X$ , EN Data Hold Time                | $t_H$    |   | Full              |                  | 10                       |                  | 10                      |                  |      |
| Reset Pulse Width                        | $t_{RS}$ | $V_S = 5\text{ V}$ , See Figure 3   | Full              |                  | 100                      |                  | 100                     |                  |      |
| <b>Power Supplies</b>                    |          |   |                   |                  |                          |                  |                         |                  |      |
| Positive Supply Current                  | I+       | $V_{EN} = 0\text{ V}, V_A = 0, \overline{RS} = 5\text{ V}$  | Room              | 20               |                          | 100              |                         | 100              | μA   |
| Negative Supply Current                  | I-       |   | Room              | -0.00<br>1       | -5                       |                  | -5                      |                  |      |

## Specifications<sup>a</sup> for Single Supply

| Parameter                              | Symbol              | Test Conditions<br>Unless Otherwise Specified<br>$V_+ = 12\text{ V}, V_- = 0\text{ V}, \overline{WR} = 0$<br>$\overline{RS} = 2.4\text{ V}, V_{IN} = 2.4\text{ V}, 0.8\text{ V}^f$ | Temp <sup>b</sup> | Typ <sup>c</sup> | A Suffix<br>-55 to 125°C |                  | D Suffix<br>-40 to 85°C |                  | Unit    |          |
|--|---------------------|--|-------------------|------------------|--------------------------|------------------|-------------------------|------------------|---------|----------|
|  |                     |  |                   |                  | Min <sup>d</sup>         | Max <sup>d</sup> | Min <sup>d</sup>        | Max <sup>d</sup> |         |          |
| <b>Analog Switch</b>                   |                     |  |                   |                  |                          |                  |                         |                  |         |          |
| Analog Signal Range <sup>c</sup>       | $V_{ANALOG}$        |  | Full              |                  | 0                        | 12               | 0                       | 12               | V       |          |
| Drain-Source On-Resistance             | $r_{DS(on)}$        | $V_D = +10\text{ V}, V_{AL} = 0.8\text{ V}$<br>$I_S = -500\text{ μA}, V_{AH} = 2.4\text{ V}$   | Room              | 80               |                          | 150              |                         | 150              | Ω       |          |
| $r_{DS(on)}$ Match <sup>g</sup>        | $\Delta r_{DS(on)}$ | $0\text{ V} < V_S < 10\text{ V}$<br>$I_S = -1\text{ mA}$   | Room              | 5                |                          |                  |                         |                  | %       |          |
| Source Off Leakage Current             | $I_{S(off)}$        | $V_S = 0\text{ V}, 10\text{ V}, V_D = 10\text{ V}, 0\text{ V}$<br>$V_{EN} = 0\text{ V}$  | Room<br>Full      | ±0.03            | -0.5<br>-50              | 0.5<br>50        | -0.5<br>-50             | 0.5<br>50        | nA      |          |
| Drain Off Leakage Current              | $I_{D(off)}$        | $V_D = 0\text{ V}, 10\text{ V}$<br>$V_S = 10\text{ V}, 0\text{ V}$<br>$V_{EN} = 0\text{ V}$  | DG428             | Room<br>Full     | ±0.07                    | -1<br>-100       | 1<br>100                | -1<br>-100       |         | 1<br>100 |
|  |                     |  | DG429             | Room<br>Full     | ±0.05                    | -1<br>-50        | 1<br>50                 | -1<br>-50        |         | 1<br>50  |
| Drain On Leakage Current               | $I_{D(on)}$         | $V_S = V_D = 0\text{ V}, 10\text{ V}$<br>$V_{EN} = 2.4\text{ V}$<br>$V_{AL} = 0.8\text{ V}$<br>$V_{AH} = 2.4\text{ V}$   | DG428             | Room<br>Full     | ±0.07                    | -1<br>-100       | 1<br>100                | -1<br>-100       |         | 1<br>100 |
|  |                     |  | DG429             | Room<br>Full     | ±0.05                    | -1<br>-50        | 1<br>50                 | -1<br>-50        | 1<br>50 |          |
| <b>Digital Control</b>                 |                     |  |                   |                  |                          |                  |                         |                  |         |          |
| Logic Input Current Input Voltage High | $I_{AH}$            | $V_A = 2.4\text{ V}$   | Full              |                  |                          | 1                |                         | 1                | μA      |          |
|  |                     | $V_A = 12\text{ V}$  | Full              |                  |                          | 1                |                         | 1                |         |          |
| Logic Input Current Input Voltage Low  | $I_{AL}$            | $V_{EN} = 0\text{ V}, 2.4\text{ V}, V_A = 0\text{ V}$<br>$\overline{RS} = 0\text{ V}, \overline{WR} = 0\text{ V}$  | Full              |                  | -1                       |                  | -1                      |                  | μA      |          |
| <b>Dynamic Characteristics</b>         |                     |  |                   |                  |                          |                  |                         |                  |         |          |
| Transition Time                        | $t_{TRANS}$         | $S_1 = 10\text{ V}/2\text{ V}, S_8 = 2\text{ V}/10\text{ V}$<br>See Figure 5   | Room<br>Full      | 160              |                          | 280<br>350       |                         | 280<br>350       | ns      |          |
| Break-Before-Make Interval             | $t_{OPEN}$          | See Figure 4   | Room<br>Full      | 40               | 25<br>10                 |                  | 25<br>10                |                  |         |          |
| Enable and Write Turn-On Time          | $t_{ON(EN, WR)}$    | $S_1 = 5\text{ V}$<br>See Figures 6 and 7  | Room<br>Full      | 110              |                          | 300<br>400       |                         | 300<br>400       |         |          |
| Enable and Reset Turn-Off Time         | $t_{OFF(EN, RS)}$   | $S_1 = 5\text{ V}$<br>See Figures 6 and 8  | Room<br>Full      | 70               |                          | 300<br>400       |                         | 300<br>400       |         |          |
| Charge Injection                       | Q                   | $V_{GEN} = 6\text{ V}, R_{GEN} = 0\text{ Ω}$<br>$C_L = 1\text{ nF}$ , See Figure 9   | Room              | 4                |                          |                  |                         |                  | pC      |          |
| Off Isolation                          | OIRR                | $V_{EN} = 0\text{ V}, R_L = 300\text{ Ω}, C_L = 15\text{ pF}$<br>$V_S = 7\text{ V}_{RMS}, f = 100\text{ kHz}$  | Room              | -75              |                          |                  |                         |                  | dB      |          |

## Specifications<sup>a</sup> for Single Supply (Cont'd)

| Parameter                                | Symbol   | Test Conditions<br>Unless Otherwise Specified<br>$V_+ = 12\text{ V}, V_- = 0\text{ V}, \overline{WR} = 0$<br>$\overline{RS} = 2.4\text{ V}, V_{IN} = 2.4\text{ V}, 0.8\text{ V}^f$ | Temp <sup>b</sup> | Typ <sup>c</sup> | A Suffix<br>-55 to 125°C |                  | D Suffix<br>-40 to 85°C |                  | Unit |
|--|----------|--|-------------------|------------------|--------------------------|------------------|-------------------------|------------------|------|
|  |          |  |                   |                  | Min <sup>d</sup>         | Max <sup>d</sup> | Min <sup>d</sup>        | Max <sup>d</sup> |      |
| <b>Minimum Input Timing Requirements</b> |          |  |                   |                  |                          |                  |                         |                  |      |
| Write Pulse Width                        | $t_W$    | See Figure 2   | Full              |                  | 100                      |                  | 100                     |                  | ns   |
| A <sub>X</sub> , EN Data Set Up Time     | $t_S$    |  | Full              |                  | 100                      |                  | 100                     |                  |      |
| A <sub>X</sub> , EN Data Hold Time       | $t_H$    |  | Full              |                  | 10                       |                  | 10                      |                  |      |
| Reset Pulse Width                        | $t_{RS}$ | $V_S = 5\text{ V}$ , See Figure 3  | Full              |                  | 100                      |                  | 100                     |                  |      |
| <b>Power Supplies</b>                    |          |  |                   |                  |                          |                  |                         |                  |      |
| Positive Supply Current                  | I+       | $V_{EN} = 0\text{ V}, V_A = 0, \overline{RS} = 5\text{ V}$   | Room              | 20               |                          | 100              |                         | 100              | μA   |







Notes:

- Refer to PROCESS OPTION FLOWCHART (Section 5 of the 1994 Data Book or FaxBack number 7103).
- Room = 25°C, Full = as determined by the operating temperature suffix.
- Typical values are for DESIGN AID ONLY, not guaranteed nor subject to production testing.
- The algebraic convention whereby the most negative value is a minimum and the most positive a maximum, is used in this data sheet.
- Guaranteed by design, not subject to production test.
- $V_{IN}$  = input voltage to perform proper function.







$$g. \quad \Delta r_{DS(on)} = \left( \frac{r_{DS(on) \text{ MAX}} - r_{DS(on) \text{ MIN}}}{r_{DS(on) \text{ AVE}}} \right) \times 100\%$$

## DG428/429

### Typical Characteristics



## Typical Characteristics (Cont'd)



## DG428/429

### Schematic Diagram (Typical Channel)




Figure 1.

### Detailed Description

The internal structure of the DG428/DG429 includes a 5-V logic interface with input protection circuitry followed by a latch, level shifter, decoder and finally the switch constructed with parallel n- and p-channel MOSFETs (see Figure 1).

The input protection on the logic lines  $A_0$ ,  $A_1$ ,  $A_2$ , EN and control lines  $\overline{WR}$ ,  $\overline{RS}$  shown in Figure 1 minimizes susceptibility to ESD that may be encountered during handling and operational transients.

The logic interface is a CMOS logic input with its supply voltage from an internal +5 V reference voltage. The output of the input inverter feeds the data input of a D type latch. The level sensitive D latch continuously places the  $D_X$  input signal on the  $Q_X$  output when the  $\overline{WR}$  input is low, resulting in transparent latch operation. As soon as  $\overline{WR}$  returns high the latch holds the data last present on the  $D_n$

input, subject to the “Minimum Input Timing Requirements” table.

Following the latches the  $Q_n$  signals are level shifted and decoded to provide proper drive levels for the CMOS switches. This level shifting ensures full on/off switch operation for any analog signal level between the  $V+$  and  $V-$  supply rails.

The EN pin is used to enable the address latches during the  $\overline{WR}$  pulse. It can be hard wired to the logic supply or to  $V+$  if one of the channels will always be used (except during a reset) or it can be tied to address decoding circuitry for memory mapped operation. The  $\overline{RS}$  pin is used as a master reset. All latches are cleared regardless of the state of any other latch or control line. The  $\overline{WR}$  pin is used to transfer the state of the address control lines to their latches, except during a reset or when EN is low (see Truth Tables).



## Timing Diagrams




Figure 2.




Figure 3.

## Test Circuits





Figure 4. Break-Before-Make






Figure 5. Transition Time

### DG428/429

#### Test Circuits (Cont'd)




Figure 6. Enable  $t_{ON}/t_{OFF}$  Time








Figure 7. Write Turn-On Time  $t_{ON(WR)}$

## Test Circuits (Cont'd)



**Figure 8.** Reset Turn-Off Time  $t_{OFF(RS)}$



$\Delta V_O$  is the measured voltage error due to charge injection. The charge in coulombs is  $Q = C_L \times \Delta V_O$

**Figure 9.** Charge Injection

## Applications

### Bus Interfacing

The DG428/DG429 minimize the amount of interface hardware between a microprocessor system bus and the analog system being controlled or measured. The internal TTL compatible latches give these multiplexers write-only memory, that is, they can be programmed to stay in a particular switch state (e.g., switch 1 on) until the microprocessor determines it is necessary to turn different switches on or turn all switches off (see Figure 10).

The input latches become transparent when  $\overline{WR}$  is held low; therefore, these multiplexers operate by direct command of the coded switch state on  $A_2$ ,  $A_1$ ,  $A_0$ . In this mode the DG428 is identical to the popular DG408. The same is true of the DG429 versus the popular DG409.

During system power-up,  $\overline{RS}$  would be low, maintaining all eight switches in the off state. After  $\overline{RS}$  returned high the DG428 maintains all switches in the off state.

## DG428/429

### Applications (Cont'd)

When the system program performs a write operation to the address assigned to the DG428, the address decoder provides a  $\overline{CS}$  active low signal which is gated with the WRITE ( $\overline{WR}$ ) control signal. At this time the data on the DATA BUS (that will determine which switch to close) is stabilizing. When the  $\overline{WR}$  signal returns to the high state, (positive edge) the input latches of the DG428 save the data from the DATA

BUS. The coded information in the  $A_0, A_1, A_2$  and EN latches is decoded and the appropriate switch is turned on.

The EN latch allows all switches to be turned off under program control. This becomes useful when two or more DG428s are cascaded to build 16-line and larger multiplexers.




Figure 10. Bus Interface