



T-51-09-10

DAC0800/DAC0801/DAC0802

DAC0800/DAC0801/DAC0802 8-Bit Digital-to-Analog Converters

General Description

The DAC0800 series are monolithic 8-bit high-speed current-output digital-to-analog converters (DAC) featuring typical settling times of 100 ns. When used as a multiplying DAC, monotonic performance over a 40 to 1 reference current range is possible. The DAC0800 series also features high compliance complementary current outputs to allow differential output voltages of 20 V_{p-p} with simple resistor loads as shown in *Figure 1*. The reference-to-full-scale current matching of better than ±1 LSB eliminates the need for full-scale trims in most applications while the nonlinearities of better than ±0.1% over temperature minimizes system error accumulations.

The noise immune inputs of the DAC0800 series will accept TTL levels with the logic threshold pin, V_{LC}, grounded. Changing the V_{LC} potential will allow direct interface to other logic families. The performance and characteristics of the device are essentially unchanged over the full ±4.5V to ±18V power supply range; power dissipation is only 33 mW with ±5V supplies and is independent of the logic input states.

The DAC0800, DAC0802, DAC0800C, DAC0801C and DAC0802C are a direct replacement for the DAC-08, DAC-08A, DAC-08C, DAC-08E and DAC-08H, respectively.

Features

- Fast settling output current 100 ns
- Full scale error ±1 LSB
- Nonlinearity over temperature ±0.1%
- Full scale current drift ±10 ppm/°C
- High output compliance -10V to +18V
- Complementary current outputs
- Interface directly with TTL, CMOS, PMOS and others
- 2 quadrant wide range multiplying capability
- Wide power supply range ±4.5V to ±18V
- Low power consumption 33 mW at ±5V
- Low cost

Typical Applications




FIGURE 1. ±20 V_{p-p} Output Digital-to-Analog Converter (Note 4)

TL/H/5688-1

4

Ordering Information

Non-Linearity	Temperature Range	Order Numbers				
		J Package (J16A)*		N Package (N16A)*		SO Package (M16A)
±0.1% FS	-55°C ≤ T _A ≤ +125°C	DAC0802LJ	DAC-08AQ	DAC0802LCN	DAC-08HP	DAC0802LCM
±0.1% FS	0°C ≤ T _A ≤ +70°C	DAC0802LCJ	DAC-08HQ	DAC0800LCN	DAC-08EP	DAC0800LCM
±0.19% FS	-55°C ≤ T _A ≤ +125°C	DAC0800LJ	DAC-08Q	DAC0800LCN	DAC-08EP	DAC0800LCM
±0.19% FS	0°C ≤ T _A ≤ +70°C	DAC0800LCJ	DAC-08EQ	DAC0801LCN	DAC-08CP	DAC0801LCM
±0.39% FS	0°C ≤ T _A ≤ +70°C	DAC0801LCJ	DAC-08CQ			

*Devices may be ordered by using either order number.

DAC0800/DAC0801/DAC0802

Absolute Maximum Ratings (Note 1)

If Military/Aerospace specified devices are required, please contact the National Semiconductor Sales Office/Distributors for availability and specifications.

Supply Voltage (V+ - V-)	±18V or 36V
Power Dissipation (Note 2)	500 mW
Reference Input Differential Voltage (V14 to V15)	V- to V+
Reference Input Common-Mode Range (V14, V15)	V- to V+
Reference Input Current	5 mA
Logic Inputs	V- to V- plus 36V
Analog Current Outputs (Vs- = -15V)	4.25 mA
ESD Susceptibility (Note 3)	TBD V
Storage Temperature	-65°C to +150°C

Lead Temp. (Soldering, 10 seconds)	260°C
Dual-In-Line Package (plastic)	300°C
Dual-In-Line Package (ceramic)	
Surface Mount Package	
Vapor Phase (60 seconds)	215°C
Infrared (15 seconds)	220°C

Operating Conditions (Note 1)

	Min	Max	Units
Temperature (TA)			
DAC0802L	-55	+125	°C
DAC0800L	-55	+125	°C
DAC0800LC	0	+70	°C
DAC0801LC	0	+70	°C
DAC0802LC	0	+70	°C

Electrical Characteristics The following specifications apply for Vs = ±15V, IREF = 2 mA and TMIN ≤ TA ≤ TMAX unless otherwise specified. Output characteristics refer to both IOUT and IOUT.

Symbol	Parameter	Conditions	DAC0802L/ DAC0802LC			DAC0800L/ DAC0800LC			DAC0801LC			Units
			Min	Typ	Max	Min	Typ	Max	Min	Typ	Max	
	Resolution Monotonicity Nonlinearity		8 8	8 8	8 ±0.1	8 8	8 8	8 ±0.19	8 8	8 ±0.39	8 8 %FS	
ts	Settling Time	To ± 1/2 LSB, All Bits Switched "ON" or "OFF", TA = 25°C		100	135				100	150	ns ns ns	
tPLH, tPHL	Propagation Delay Each Bit All Bits Switched	TA = 25°C		35 35	60 60		35 35	60 60	35 35	60 60	ns ns	
TCIFs	Full Scale Tempco			±10	±50		±10	±60	±10	±80	ppm/°C	
Voc	Output Voltage Compliance	Full Scale Current Change < 1/2 LSB, ROUT > 20 MΩ Typ	-10		18	-10		18	-10	18	V	
IFs4	Full Scale Current	VREF = 10.000V, R14 = 5.000 kΩ R15 = 5.000 kΩ, TA = 25°C	1.984	1.992	2.000	1.94	1.99	2.04	1.94	1.99	2.04	mA
IFsS	Full Scale Symmetry	IFs4 - IFs2		±0.5	±4.0		±1	±8.0	±2	±16	µA	
Izs	Zero Scale Current			0.1	1.0		0.2	2.0	0.2	4.0	µA	
IFSR	Output Current Range	V- = -5V V- = -8V to -18V	0	2.0	2.1	0	2.0	2.1	0	2.0	2.1	mA mA
VIL VIH	Logic Input Levels Logic "0" Logic "1"	VLC = 0V	2.0		0.8	2.0		0.8	2.0		0.8	V V
IIL IIH	Logic Input Current Logic "0" Logic "1"	VLC = 0V -10V ≤ VIN ≤ +0.8V 2V ≤ VIN ≤ +18V		-2.0 0.002	-10 10		-2.0 0.002	-10 10		-2.0 0.002	-10 10	µA µA
VIS	Logic Input Swing	V- = -15V	-10		18	-10		18	-10		18	V
VTHR	Logic Threshold Range	Vs = ±15V	-10		13.5	-10		13.5	-10		13.5	V
IIS	Reference Bias Current			-1.0	-3.0		-1.0	-3.0		-1.0	-3.0	µA
di/dt	Reference Input Slew Rate	(Figure 12)	4.0	8.0		4.0	8.0		4.0	8.0	mA/µs	
PSSI _{FS+} PSSI _{FS-}	Power Supply Sensitivity	4.5V ≤ V+ ≤ 18V -4.5V ≤ V- ≤ -18V IREF = 1mA		0.0001	0.01		0.0001	0.01		0.0001	0.01	%/% %/%
I+ I-	Power Supply Current	Vs = ±5V, IREF = 1 mA		2.3 -4.3	3.8 -5.8		2.3 -4.3	3.8 -5.8		2.3 -4.3	3.8 -5.8	mA mA
I+ I-		Vs = 5V, -15V, IREF = 2 mA		2.4 -6.4	3.8 -7.8		2.4 -6.4	3.8 -7.8		2.4 -6.4	3.8 -7.8	mA mA
I+ I-		Vs = ±15V, IREF = 2 mA		2.5 -6.5	3.8 -7.8		2.5 -6.5	3.8 -7.8		2.5 -6.5	3.8 -7.8	mA mA

T-51-09-10

Electrical Characteristics (Continued)

The following specifications apply for $V_S = \pm 15V$, $I_{REF} = 2\text{ mA}$ and $T_{MIN} \leq T_A \leq T_{MAX}$ unless otherwise specified. Output characteristics refer to both I_{OUT} and I_{OUT} .

Symbol	Parameter	Conditions	DAC0802L/ DAC0802LC			DAC0800L/ DAC0800LC			DAC0801LC			Units
			Min	Typ	Max	Min	Typ	Max	Min	Typ	Max	
P _D	Power Dissipation	$\pm 5V, I_{REF} = 1\text{ mA}$		33	48		33	48		33	48	mW
		$5V, -15V, I_{REF} = 2\text{ mA}$		108	136		108	136		108	136	mW
		$\pm 15V, I_{REF} = 2\text{ mA}$		135	174		135	174		135	174	mW

Note 1: Absolute Maximum Ratings indicate limits beyond which damage to the device may occur. DC and AC electrical specifications do not apply when operating the device beyond its specified operating conditions.


Note 2: The maximum junction temperature of the DAC0800, DAC0801 and DAC0802 is 125°C. For operating at elevated temperatures, devices in the Dual-In-Line J package must be derated based on a thermal resistance of 100°C/W, junction-to-ambient, 175°C/W for the molded Dual-In-Line N package and 100°C/W for the Small Outline M package.

Note 3: Human body model, 100 pF discharged through a 1.5 kΩ resistor.

Note 4: Pin-out numbers for the DAC080X represent the Dual-In-Line package. The Small Outline package pin-out differs from the Dual-In-Line package.

Connection Diagrams


Dual-In-Line Package



Top View

TL/H/5688-13

Small Outline Package




Top View

TL/H/5688-14

See Ordering Information

Block Diagram (Note 4)






TL/H/5688-2

4




DAC0800/DAC0801/DAC0802

Typical Performance Characteristics




T-51-09-10



Curve 1: $C_0 = 15 \text{ pF}$, $V_{IN} = 2 \text{ Vp-p}$ centered at 1V.
 Curve 2: $C_0 = 15 \text{ pF}$, $V_{IN} = 50 \text{ mVp-p}$ centered at 200 mV.
 Curve 3: $C_0 = 0 \text{ pF}$, $V_{IN} = 100 \text{ mVp-p}$ at 0V and applied through 50 Ω connected to pin 14. 2V applied to R14.



Note, Positive common-mode range is always $(V+) - 1.5V$






TL/H/5686-3

Note, B1-B8 have identical transfer characteristics. Bits are fully switched with less than 1/2 LSB error, at less than $\pm 100 \text{ mV}$ from actual threshold. These switching points are guaranteed to lie between 0.8 and 2V over the operating temperature range ($V_{LC} = 0V$).


T-51-09-10

Typical Performance Characteristics (Continued)



TL/H/5688-4


Equivalent Circuit



TL/H/5688-16

Typical Applications (Continued)

FIGURE 2




TL/H/5688-5

FIGURE 3. Basic Positive Reference Operation (Note 4)


$I_{FS} \approx \frac{+V_{REF}}{R_{REF}} \times \frac{255}{256}$
 $I_0 + I_Q = I_{FS}$ for all logic states
 For fixed reference, TTL operation, typical values are:
 $V_{REF} = 10.000V$
 $R_{REF} = 5.000k$
 $R_{15} \approx R_{REF}$
 $C_0 = 0.01 \mu F$
 $V_{LC} = 0V$ (Ground)

4



TL/H/5688-21

FIGURE 4. Recommended Full Scale Adjustment Circuit (Note 4)




TL/H/5688-16

$I_{FS} \approx \frac{-V_{REF}}{R_{REF}} \times \frac{255}{256}$ Note: R_{REF} sets I_{FS} ; R_{15} is for bias current cancellation

FIGURE 5. Basic Negative Reference Operation (Note 4)

Typical Applications (Continued)


T-51-09-10



TL/H/5686-17

	B1	B2	B3	B4	B5	B6	B7	B8	I ₀ mA	I ₀ mA	E ₀	E ₀
Full Scale	1	1	1	1	1	1	1	1	1.992	0.000	-9.960	0.000
Full Scale - LSB	1	1	1	1	1	1	1	0	1.984	0.008	-9.920	-0.040
Half Scale + LSB	1	0	0	0	0	0	0	1	1.008	0.984	-5.040	-4.920
Half Scale	1	0	0	0	0	0	0	0	1.000	0.992	-5.000	-4.960
Half Scale - LSB	0	1	1	1	1	1	1	1	0.992	1.000	-4.960	-5.000
Zero Scale + LSB	0	0	0	0	0	0	0	1	0.008	1.984	-0.040	-9.920
Zero Scale	0	0	0	0	0	0	0	0	0.000	1.992	0.000	-9.960


FIGURE 6. Basic Unipolar Negative Operation (Note 4)



TL/H/5686-6

	B1	B2	B3	B4	B5	B6	B7	B8	E ₀	E ₀
Pos. Full Scale	1	1	1	1	1	1	1	1	-9.920	+10.000
Pos. Full Scale - LSB	1	1	1	1	1	1	1	0	-9.840	+9.920
Zero Scale + LSB	1	0	0	0	0	0	0	1	-0.080	+0.160
Zero Scale	1	0	0	0	0	0	0	0	0.000	+0.080
Zero Scale - LSB	0	1	1	1	1	1	1	1	+0.080	0.000
Neg. Full Scale + LSB	0	0	0	0	0	0	0	1	+9.920	-9.840
Neg. Full Scale	0	0	0	0	0	0	0	0	+10.000	-9.920

FIGURE 7. Basic Bipolar Output Operation (Note 4)



TL/H/5686-18


If $R_L = \bar{R}_L$ within $\pm 0.05\%$, output is symmetrical about ground

	B1	B2	B3	B4	B5	B6	B7	B8	E ₀
Pos. Full Scale	1	1	1	1	1	1	1	1	+9.960
Pos. Full Scale - LSB	1	1	1	1	1	1	1	0	+9.880
(+)Zero Scale	1	0	0	0	0	0	0	0	+0.040
(-)Zero Scale	0	1	1	1	1	1	1	1	-0.040
Neg. Full Scale + LSB	0	0	0	0	0	0	0	1	-9.880
Neg. Full Scale	0	0	0	0	0	0	0	0	-9.960

FIGURE 8. Symmetrical Offset Binary Operation (Note 4)

Typical Applications (Continued)


T-51-09-10



TL/H/5686-19

For complementary output (operation as negative logic DAC), connect inverting input of op amp to $I_{\bar{O}}$ (pin 2), connect I_O (pin 4) to ground.

FIGURE 9. Positive Low Impedance Output Operation (Note 4)




TL/H/5686-20

For complementary output (operation as a negative logic DAC) connect non-inverting input of op amp to $I_{\bar{O}}$ (pin 2); connect I_O (pin 4) to ground.

FIGURE 10. Negative Low Impedance Output Operation (Note 4)


$V_{TH} = V_{LC} + 1.4V$
 15V CMOS, HTL, HN1L
 $V_{TH} = 7.6V$



TL/H/5686-9

Note. Do not exceed negative logic input range of DAC.

FIGURE 11. Interfacing with Various Logic Families



Typical values: $R_{IN} = 5k, +V_{IN} = 10V$

FIGURE 12. Pulsed Reference Operation (Note 4)


4

DAC0800/DAC0801/DAC0802


Typical Applications (Continued)

T-51-09-10

(a) $I_{REF} \geq$ peak negative swing of I_{IN}



(b) $+V_{REF}$ must be above peak positive swing of V_{IN}



TL/H/5688-11

FIGURE 13. Accommodating Bipolar References (Note 4)





FIGURE 14. Settling Time Measurement (Note 4)

Typical Applications (Continued)

T-51-09-10



Note: For 1 μs conversion time with 8-bit resolution and 7-bit accuracy, an LM381 comparator replaces the LM319 and the reference current is doubled by reducing R1, R2 and R3 to 2.5 kΩ and R4 to 2 MΩ.

TL/H/5888-8

FIGURE 15. A Complete 2 μs Conversion Time, 8-Bit A/D Converter (Note 4)

4