

## Features

- High speed
  - $t_{AA} = 17 \text{ ns}$
- Low active power
  - 1073 mW (max.)
- Low CMOS standby power
  - 2.75 mW (max.)
- 2.0 V data retention (400  $\mu\text{W}$  at 2.0 V retention)
- Automatic power-down when deselected
- TTL-compatible inputs and outputs
- Easy memory expansion with CE and OE features

## Functional Description


The CY7C1049BN is a high-performance CMOS static RAM organized as 524,288 words by 8 bits. Easy memory expansion is provided by an active LOW Chip Enable ( $\overline{\text{CE}}$ ), an active LOW Output Enable ( $\overline{\text{OE}}$ ), and three-state drivers. Writing to the device is accomplished by taking Chip Enable ( $\overline{\text{CE}}$ ) and Write Enable ( $\overline{\text{WE}}$ ) inputs LOW. Data on the eight I/O pins ( $\text{I/O}_0$  through  $\text{I/O}_7$ ) is then written into the location specified on the address pins ( $\text{A}_0$  through  $\text{A}_{18}$ ).

Reading from the device is accomplished by taking Chip Enable ( $\overline{\text{CE}}$ ) and Output Enable ( $\overline{\text{OE}}$ ) LOW while forcing Write Enable ( $\overline{\text{WE}}$ ) HIGH. Under these conditions, the contents of the memory location specified by the address pins will appear on the I/O pins.

The eight input/output pins ( $\text{I/O}_0$  through  $\text{I/O}_7$ ) are placed in a high-impedance state when the device is deselected ( $\overline{\text{CE}}$  HIGH), the outputs are disabled ( $\overline{\text{OE}}$  HIGH), or during a write operation ( $\overline{\text{CE}}$  LOW, and  $\overline{\text{WE}}$  LOW).

The CY7C1049BN is available in a standard 400-mil-wide 36-pin SOJ package with center power and ground (revolutionary) pinout.

## Logic Block Diagram




## Selection Guide

	<b>CY7C1049BNL-17</b>
Maximum Access Time (ns)	17
Maximum Operating Current (mA)	195
Maximum CMOS Standby Current (mA)	0.5

## Contents

<b>Pinouts</b> .....	<b>3</b>	<b>Ordering Information</b> .....	<b>9</b>
<b>Maximum Ratings</b> .....	<b>3</b>	Ordering Code Definitions .....	10
<b>Operating Range</b> .....	<b>3</b>	<b>Package Diagram</b> .....	<b>10</b>
<b>Electrical Characteristics</b> .....	<b>3</b>	<b>Acronyms</b> .....	<b>11</b>
<b>Capacitance</b> .....	<b>4</b>	<b>Document Conventions</b> .....	<b>11</b>
<b>AC Test Loads and Waveforms</b> .....	<b>4</b>	Units of Measure .....	11
<b>Switching Characteristics</b> .....	<b>5</b>	<b>Document History Page</b> .....	<b>12</b>
<b>Data Retention Characteristics</b> .....	<b>6</b>	<b>Sales, Solutions, and Legal Information</b> .....	<b>12</b>
<b>Data Retention Waveform</b> .....	<b>6</b>	Worldwide Sales and Design Support .....	12
<b>Switching Waveforms</b> .....	<b>7</b>	Products .....	12
<b>Truth Table</b> .....	<b>9</b>	PSoC Solutions .....	12

Pinouts



Maximum Ratings

Exceeding maximum ratings may shorten the useful life of the device. These user guidelines are not tested.

- Storage Temperature ..... -65 °C to +150 °C
- Ambient Temperature with Power Applied ..... -55 °C to +125 °C
- Supply Voltage on V<sub>CC</sub> to Relative GND<sup>[1]</sup> ...-0.5 V to +7.0 V
- DC Voltage Applied to Outputs in High Z State<sup>[1]</sup> ..... -0.5 V to V<sub>CC</sub> + 0.5 V
- DC Input Voltage<sup>[1]</sup> ..... -0.5 V to V<sub>CC</sub> + 0.5 V

- Current into Outputs (LOW)..... 20 mA
- Static Discharge Voltage..... >2001 V (per MIL-STD-883, Method 3015)
- Latch-Up Current..... >200 mA

Operating Range

Range	Ambient Temperature	V <sub>CC</sub>
Commercial L	0 °C to +70 °C	4.5 V–5.5 V

Electrical Characteristics Over the Operating Range

Parameter	Description	Test Conditions	7C1049B-17		
			Min.	Max.	Unit
V <sub>OH</sub>	Output HIGH Voltage	V <sub>CC</sub> = Min., I <sub>OH</sub> = -4.0 mA	2.4		V
V <sub>OL</sub>	Output LOW Voltage	V <sub>CC</sub> = Min., I <sub>OL</sub> = 8.0 mA		0.4	V
V <sub>IH</sub>	Input HIGH Voltage		2.2	V <sub>CC</sub> +0.3	V
V <sub>IL</sub>	Input LOW Voltage <sup>[1]</sup>		-0.3	0.3	V
I <sub>IX</sub>	Input Load Current	GND ≤ V <sub>I</sub> ≤ V <sub>CC</sub>	-1	+1	μA
I <sub>OZ</sub>	Output Leakage Current	GND ≤ V <sub>OUT</sub> ≤ V <sub>CC</sub> , Output Disabled	-1	+1	μA
I <sub>CC</sub>	V <sub>CC</sub> Operating Supply Current	V <sub>CC</sub> = Max., f = f <sub>MAX</sub> = 1/t <sub>RC</sub>		195	mA
I <sub>SB1</sub>	Automatic CE Power-Down Current —TTL Inputs	Max. V <sub>CC</sub> , $\overline{CE} \geq V_{IH}$ V <sub>IN</sub> ≥ V <sub>IH</sub> or V <sub>IN</sub> ≤ V <sub>IL</sub> , f = f <sub>MAX</sub>		40	mA
I <sub>SB2</sub>	Automatic CE Power-Down Current —CMOS Inputs	Max. V <sub>CC</sub> , $\overline{CE} \geq V_{CC} - 0.3V$ , V <sub>IN</sub> ≥ V <sub>CC</sub> - 0.3V, or V <sub>IN</sub> ≤ 0.3V, f = 0 Com <sup>1</sup>		0.5	mA



Note

1. Minimum voltage is -2.0V for pulse durations of less than 20 ns.

Capacitance<sup>[2]</sup>

Parameter	Description	Test Conditions	Max.	Unit
C <sub>IN</sub>	Input Capacitance	T <sub>A</sub> = 25 °C, f = 1 MHz, V <sub>CC</sub> = 5.0 V	8	pF
C <sub>OUT</sub>	I/O Capacitance		8	pF

AC Test Loads and Waveforms



Note

2. Tested initially and after any design or process changes that may affect these parameters.

**Switching Characteristics<sup>[3]</sup>** Over the Operating Range


Parameter	Description	CY7C1049BNL-17		Unit
		Min.	Max.	
<b>Read Cycle</b>				
$t_{power}$	$V_{CC}$ (typical) to the First Access <sup>[4]</sup>	1	–	ms
$t_{RC}$	Read Cycle Time	17	–	ns
$t_{AA}$	Address to Data Valid	–	17	ns
$t_{OHA}$	Data Hold from Address Change	3	–	ns
$t_{ACE}$	$\overline{CE}$ LOW to Data Valid	–	17	ns
$t_{DOE}$	$\overline{OE}$ LOW to Data Valid	–	8	ns
$t_{LZOE}$	$\overline{OE}$ LOW to Low Z <sup>[6]</sup>	0	–	ns
$t_{HZOE}$	$\overline{OE}$ HIGH to High Z <sup>[5, 6]</sup>	–	7	ns
$t_{LZCE}$	$\overline{CE}$ LOW to Low Z <sup>[6]</sup>	3	–	ns
$t_{HZCE}$	$\overline{CE}$ HIGH to High Z <sup>[5, 6]</sup>	–	7	ns
$t_{PU}$	$\overline{CE}$ LOW to Power-Up	0	–	ns
$t_{PD}$	$\overline{CE}$ HIGH to Power-Down	–	17	ns
<b>Write Cycle<sup>[7, 8]</sup></b>				
$t_{WC}$	Write Cycle Time	17	–	ns
$t_{SCE}$	$\overline{CE}$ LOW to Write End	12	–	ns
$t_{AW}$	Address Set-Up to Write End	12	–	ns
$t_{HA}$	Address Hold from Write End	0	–	ns
$t_{SA}$	Address Set-Up to Write Start	0	–	ns
$t_{PWE}$	$\overline{WE}$ Pulse Width	12	–	ns
$t_{SD}$	Data Set-Up to Write End	8	–	ns
$t_{HD}$	Data Hold from Write End	0	–	ns
$t_{LZWE}$	$\overline{WE}$ HIGH to Low Z <sup>[6]</sup>	3	–	ns
$t_{HZWE}$	$\overline{WE}$ LOW to High Z <sup>[5, 6]</sup>	–	8	ns

**Notes**

- Test conditions assume signal transition time of 3 ns or less, timing reference levels of 1.5V, input pulse levels of 0 to 3.0V, and output loading of the specified  $I_{OL}/I_{OH}$  and 30-pF load capacitance.
- This part has a voltage regulator which steps down the voltage from 5V to 3.3V internally.  $t_{power}$  time has to be provided initially before a read/write operation is started.
- $t_{HZOE}$ ,  $t_{HZCE}$ , and  $t_{HZWE}$  are specified with a load capacitance of 5 pF as in part (b) of AC Test Loads. Transition is measured  $\pm 500$  mV from steady-state voltage.
- At any given temperature and voltage condition,  $t_{HZCE}$  is less than  $t_{LZCE}$ ,  $t_{HZOE}$  is less than  $t_{LZOE}$ , and  $t_{HZWE}$  is less than  $t_{LZWE}$  for any given device.
- The internal write time of the memory is defined by the overlap of  $\overline{CE}$  LOW, and  $\overline{WE}$  LOW.  $\overline{CE}$  and  $\overline{WE}$  must be LOW to initiate a write, and the transition of either of these signals can terminate the write. The input data set-up and hold timing should be referenced to the leading edge of the signal that terminates the write.
- The minimum write cycle time for Write Cycle no. 3 ( $\overline{WE}$  controlled,  $\overline{OE}$  LOW) is the sum of  $t_{HZWE}$  and  $t_{SD}$ .

**Data Retention Characteristics** Over the Operating Range

Parameter	Description	Conditions <sup>[10]</sup>	Min.	Max	Unit
$V_{DR}$	$V_{CC}$ for Data Retention		2.0		V
$I_{CCDR}$	Data Retention Current	Com'l   L		200	$\mu A$
$t_{CDR}^{[2]}$	Chip Deselect to Data Retention Time	$V_{CC} = V_{DR} = 3.0 V$ , $CE \geq V_{CC} - 0.3 V$ $V_{IN} \geq V_{CC} - 0.3 V$ or $V_{IN} \leq 0.3 V$	0		ns
$t_R^{[9]}$	Operation Recovery Time		$t_{RC}$		ns

**Data Retention Waveform**

**Notes**

9.  $t_r \leq 3$  ns for the -12 and -15 speeds.  $t_r \leq 5$  ns for the -20 and slower speeds.  
 10. No input may exceed  $V_{CC} + 0.5V$ .

### Switching Waveforms

Figure 1. Read Cycle No. 1<sup>[11, 12]</sup>





Figure 2. Read Cycle No. 2 ( $\overline{OE}$  Controlled)<sup>[12, 13]</sup>



**Notes**

- 11. Device is continuously selected.  $\overline{OE}$ ,  $\overline{CE}$  =  $V_{IL}$ .
- 12.  $\overline{WE}$  is HIGH for read cycle.
- 13. Address valid prior to or coincident with  $\overline{CE}$  transition LOW.

Switching Waveforms (continued)

Figure 3. Write Cycle No. 1 ( $\overline{CE}$  Controlled)<sup>[14, 15]</sup>





Figure 4. Write Cycle No. 2 ( $\overline{WE}$  Controlled,  $\overline{OE}$  HIGH During Write)<sup>[14, 15]</sup>




Notes

- 14. Data I/O is high impedance if  $\overline{OE} = V_{IH}$ .
- 15. If  $\overline{CE}$  goes HIGH simultaneously with  $\overline{WE}$  going HIGH, the output remains in a high-impedance state.
- 16. During this period the I/Os are in the output state and input signals should not be applied.



Switching Waveforms (continued)

Figure 5. Write Cycle No. 3 ( $\overline{WE}$  Controlled,  $\overline{OE}$  LOW)<sup>[15]</sup>



Truth Table


$\overline{CE}$	$\overline{WE}$	$\overline{OE}$	Inputs/Outputs	Mode	Power
H	X	X	High Z	Power-down	Standby ( $I_{SB}$ )
L	H	L	Data Out	Read	Active ( $I_{CC}$ )
L	L	X	Data In	Write	Active ( $I_{CC}$ )
L	H	H	High Z	Selected, Output disabled	Active ( $I_{CC}$ )

Ordering Information



The following table contains only the parts that are currently available. If you do not see what you are looking for, contact your local sales representative. For more information, visit the Cypress website at [www.cypress.com](http://www.cypress.com) and refer to the product summary page at <http://www.cypress.com/products>.

Speed (ns)	Ordering Code	Package Diagram	Package Type	Operating Range
17	CY7C1049BNL-17VC	51-85090	36-pin (400-Mil) Molded SOJ	Commercial L

**Ordering Code Definitions**



**Package Diagram**



DIMENSIONS IN INCHES MIN. / MAX.

51-85090 \*F

## Acronyms

Table 1. Acronyms Used in this Document

Acronym	Description
CE	chip enable
CMOS	complementary metal oxide semiconductor
I/O	input/output
OE	output enable
SRAM	static random access memory
WE	write enable

## Document Conventions

### Units of Measure

Table 2. Units of Measure

Symbol	Unit of Measure
ns	nanosecond
V	volt
$\mu$ A	microampere
mA	milliampere
mV	millivolt
mW	milliwatt
MHz	megahertz
pF	picofarad
°C	degree Celsius
W	watt

## Document History Page

<b>Document Title: CY7C1049BN 512 K × 8 Static RAM</b>				
<b>Document Number: 001-76449</b>				
Revision	ECN	Orig. of Change	Submission Date	Description of Change
**	3539227	TAVA	03/01/2012	New datasheet

## Sales, Solutions, and Legal Information

### Worldwide Sales and Design Support

Cypress maintains a worldwide network of offices, solution centers, manufacturer’s representatives, and distributors. To find the office closest to you, visit us at [Cypress Locations](#).

### Products

- Automotive [cypress.com/go/automotive](http://cypress.com/go/automotive)
- Clocks & Buffers [cypress.com/go/clocks](http://cypress.com/go/clocks)
- Interface [cypress.com/go/interface](http://cypress.com/go/interface)
- Lighting & Power Control [cypress.com/go/powerpsoc](http://cypress.com/go/powerpsoc)  
[cypress.com/go/plc](http://cypress.com/go/plc)
- Memory [cypress.com/go/memory](http://cypress.com/go/memory)
- Optical & Image Sensing [cypress.com/go/image](http://cypress.com/go/image)
- PSoC [cypress.com/go/psoc](http://cypress.com/go/psoc)
- Touch Sensing [cypress.com/go/touch](http://cypress.com/go/touch)
- USB Controllers [cypress.com/go/USB](http://cypress.com/go/USB)
- Wireless/RF [cypress.com/go/wireless](http://cypress.com/go/wireless)

### PSoC Solutions

- [psoc.cypress.com/solutions](http://psoc.cypress.com/solutions)
- [PSoC 1](#) | [PSoC 3](#) | [PSoC 5](#)

© Cypress Semiconductor Corporation, 2012. The information contained herein is subject to change without notice. Cypress Semiconductor Corporation assumes no responsibility for the use of any circuitry other than circuitry embodied in a Cypress product. Nor does it convey or imply any license under patent or other rights. Cypress products are not warranted nor intended to be used for medical, life support, life saving, critical control or safety applications, unless pursuant to an express written agreement with Cypress. Furthermore, Cypress does not authorize its products for use as critical components in life-support systems where a malfunction or failure may reasonably be expected to result in significant injury to the user. The inclusion of Cypress products in life-support systems application implies that the manufacturer assumes all risk of such use and in doing so indemnifies Cypress against all charges.

Any Source Code (software and/or firmware) is owned by Cypress Semiconductor Corporation (Cypress) and is protected by and subject to worldwide patent protection (United States and foreign), United States copyright laws and international treaty provisions. Cypress hereby grants to licensee a personal, non-exclusive, non-transferable license to copy, use, modify, create derivative works of, and compile the Cypress Source Code and derivative works for the sole purpose of creating custom software and or firmware in support of licensee product to be used only in conjunction with a Cypress integrated circuit as specified in the applicable agreement. Any reproduction, modification, translation, compilation, or representation of this Source Code except as specified above is prohibited without the express written permission of Cypress.

Disclaimer: CYPRESS MAKES NO WARRANTY OF ANY KIND, EXPRESS OR IMPLIED, WITH REGARD TO THIS MATERIAL, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE. Cypress reserves the right to make changes without further notice to the materials described herein. Cypress does not assume any liability arising out of the application or use of any product or circuit described herein. Cypress does not authorize its products for use as critical components in life-support systems where a malfunction or failure may reasonably be expected to result in significant injury to the user. The inclusion of Cypress’ product in a life-support systems application implies that the manufacturer assumes all risk of such use and in doing so indemnifies Cypress against all charges.

Use may be limited by and subject to the applicable Cypress software license agreement.