



**CY54/74FCT2646T  
CY54/74FCT2648T**

**8-Bit Registered Transceivers**

**Features**

- Function and pinout compatible with FCT and F logic
- FCT-C speed at 5.4 ns max. (Com'l)  
FCT-A speed at 6.3 ns max. (Com'l)
- Reduced  $V_{OH}$  (typically = 3.3V) versions of equivalent FCT functions
- 25Ω output series resistors to reduce transmission line reflection noise
- Reduced  $V_{OH}$  (typically = 3.3V) versions of equivalent FCT functions
- Edge-rate control circuitry for significantly improved noise characteristics
- Power-off disable feature
- Matched rise and fall times
- ESD > 2000V

- Fully compatible with TTL input and output logic levels
- Sink current **12 mA (Com'l), 12 mA (Mil)**
- Source current **15 mA (Com'l), 12 mA (Mil)**
- Independent register for A and B buses
- Three-state output


**Functional Description**

The FCT2646T and FCT2648T consist of a bus transceiver circuit with three-state, D-type flip-flops, and control circuitry arranged for multiplexed transmission of data directly from the input bus or from the internal registers. Data on the A or B bus will be clocked into the registers as the appropriate clock pin goes to a HIGH logic level. Enable Control  $\bar{G}$  and direction pins are provided to control the

transceiver function. On-chip termination resistors have been added to the outputs to reduce system noise caused by reflections so that the FCT2646T and the FCT2648T can be used to replace the FCT646T and the FCT648T, respectively, in an existing design.

In the transceiver mode, data present at the high impedance port may be stored in either the A or B register, or in both. Select controls can multiplex stored and real-time (transparent mode) data. The direction control determines which bus will receive data when the enable control  $\bar{G}$  is Active LOW. In the isolation mode (enable control  $\bar{G}$  HIGH), A data may be stored in the B register and/or B data may be stored in the A register.

The outputs are designed with a power-off disable feature to allow for live insertion of boards.




**Pin Description**

Name	Description
A	Data Register A Inputs, Data Register B Outputs
B	Data Register B Inputs, Data Register A Outputs
CPAB, CPBA	Clock Pulse Inputs
SAB, SBA	Output Data Source Select Inputs
DIR, $\bar{G}$	Output Enable Inputs




CY54/74FCT2646T  
CY54/74FCT2648T




DIR G CPAB CPBA SAB SBA  
L L L L L L

Real-Time Transfer  
Bus B to Bus A




DIR G CPAB CPBA SAB SBA  
H L L L L L

Real-Time Transfer  
Bus A to Bus B



DIR G CPAB CPBA SAB SBA  
H L L L L L  
L L L L L L  
X H L L L L

Storage from  
A and/or B



DIR<sup>(1)</sup> G CPAB CPBA SAB SBA  
L L L L L L  
H L L L L L  
L L L L L L

Transfer Stored Data  
to A and/or B

9

Function Table<sup>(2)</sup>

Inputs						Data I/O <sup>(3)</sup>		Operation or Function	
G	DIR	CPAB	CPBA	SAB	SBA	A <sub>1</sub> thru A <sub>8</sub>	B <sub>1</sub> thru B <sub>8</sub>	FCT2646T	FCT2648T
H	X	H or L	H or L	X	X	Input	Input	Isolation Store A and B Data	Isolation Store A and B Data
H	X	L	L	X	X	Input	Input	Isolation Store A and B Data	Isolation Store A and B Data
L	L	X	X	X	L	Output	Input	Real Time B Data to A Bus	Real Time B Data to A Bus
L	L	X	H or L	X	H	Output	Input	Stored B Data to A Bus	Stored B Data to A Bus
L	H	X	X	L	X	Input	Output	Real Time A Data to B Bus	Real Time A Data to B Bus
L	H	H or L	X	H	X	Input	Output	Stored A Data to B Bus	Stored A Data to B Bus

Notes:

- Cannot transfer data to A bus and B bus simultaneously.
- H = HIGH Voltage Level, L = LOW Voltage Level, X = Don't Care.
- The data output functions may be enabled or disabled by various signals at the G or DIR inputs. Data input functions are always enabled, i.e., data at the bus pins will be stored on every LOW-to-HIGH transition of the clock inputs.



Power Supply Characteristics

Parameter	Description	Test Conditions	Typ. <sup>[2]</sup>	Max.	Unit
$I_{CC}$	Quiescent Power Supply Current	$V_{CC} = \text{Max.}, V_{IN} \leq 0.2V$ $V_{IN} \geq V_{CC} - 0.2V$	0.1	0.2	mA
$\Delta I_{CC}$	Quiescent Power Supply Current (TTL inputs HIGH)	$V_{CC} = \text{Max.}, V_{IN} = 3.4V$ <sup>[10]</sup> $f_I = 0, \text{Outputs Open}$	0.5	2.0	mA
$I_{CCD}$	Dynamic Power Supply Current <sup>[11]</sup>	$V_{CC} = \text{Max.}, \text{One Input Toggling,}$ 50% Duty Cycle, Outputs Open, $\overline{G} = \overline{DIR} = \text{GND}, \overline{GAB} = \overline{GBA} = \text{GND},$ $V_{IN} \leq 0.2V \text{ or } V_{IN} \geq V_{CC} - 0.2V$	0.06	0.12	mA/ MHz
$I_C$	Total Power Supply Current <sup>[12]</sup>	$V_{CC} = \text{Max.}, f_0 = 10 \text{ MHz,}$ 50% Duty Cycle, Outputs Open, One Bit Toggling at $f_I = 5 \text{ MHz},$ $\overline{G} = \overline{DIR} = \text{GND}, \overline{GAB} = \overline{GBA} = \text{GND},$ $V_{IN} \leq 0.2V \text{ or } V_{IN} \geq V_{CC} - 0.2V$	0.7	1.4	mA
		$V_{CC} = \text{Max.}, f_0 = 10 \text{ MHz,}$ 50% Duty Cycle, Outputs Open, One Bit Toggling at $f_I = 5 \text{ MHz,}$ $\overline{G} = \overline{DIR} = \text{GND}, \overline{GAB} = \overline{GBA} = \text{GND},$ $V_{IN} = 3.4V \text{ or } V_{IN} = \text{GND}$	1.2	3.4	mA
		$V_{CC} = \text{Max.}, f_0 = 10 \text{ MHz,}$ 50% Duty Cycle, Outputs Open, Eight Bits Toggling at $f_I = 5 \text{ MHz,}$ $\overline{G} = \overline{DIR} = \text{GND}, \overline{GAB} = \overline{GBA} = \text{GND},$ $V_{IN} \leq 0.2V \text{ or } V_{IN} \geq V_{CC} - 0.2V$	2.8	5.6 <sup>[13]</sup>	mA
		$V_{CC} = \text{Max.}, f_0 = 10 \text{ MHz,}$ 50% Duty Cycle, Outputs Open, Eight Bits Toggling at $f_I = 5 \text{ MHz,}$ $\overline{G} = \overline{DIR} = \text{GND}, \overline{GAB} = \overline{GBA} = \text{GND},$ $V_{IN} = 3.4V \text{ or } V_{IN} = \text{GND}$	5.1	14.6 <sup>[13]</sup>	mA

Notes:

10. Per TTL driven input ( $V_{IN} = 3.4V$ ); all other inputs at  $V_{CC}$  or GND.  
 11. This parameter is not directly testable, but is derived for use in Total Power Supply calculations.  
 12.  $I_C = I_{\text{QUIESCENT}} + I_{\text{INPUTS}} + I_{\text{DYNAMIC}}$   
 $I_C = I_{CC} + \Delta I_{CC} D_H N_I + I_{CCD}(f_0^2 + f_I N_I)$   
 $I_{CC}$  = Quiescent Current with CMOS input levels  
 $\Delta I_{CC}$  = Power Supply Current for a TTL HIGH input ( $V_{IN} = 3.4V$ )  
 $D_H$  = Duty Cycle for TTL inputs HIGH  
 $N_I$  = Number of TTL inputs at  $D_H$   
 $I_{CCD}$  = Dynamic Current caused by an input transition pair (HH or LL)  
 $f_0$  = Clock frequency for registered devices, otherwise zero  
 $f_I$  = Input signal frequency  
 $N_I$  = Number of inputs changing at  $f_I$   
 All currents are in milliamps and all frequencies are in megahertz.  
 13. Values for these conditions are examples of the  $I_C$  formula. These limits are guaranteed but not tested.



Switching Characteristics Over the Operating Range

Parameter	Description	FCT2646T/FCT2648T				FCT2646AT/FCT2648AT				Unit	Fig. No. <sup>[15]</sup>
		Military		Commercial		Military		Commercial			
		Min. <sup>[14]</sup>	Max.	Min. <sup>[14]</sup>	Max.	Min. <sup>[14]</sup>	Max.	Min. <sup>[14]</sup>	Max.		
t <sub>PLB</sub> t <sub>PHL</sub>	Propagation Delay Bus to Bus	1.5	11.0	1.5	9.0	1.5	7.7	1.5	6.3	ns	1, 3
t <sub>PZU</sub> t <sub>PZL</sub>	Output Enable Time Enable to Bus and DIR to A <sub>n</sub> or B <sub>n</sub>	1.5	15.0	1.5	14.5	1.5	10.5	1.5	9.8	ns	1, 7, 8
t <sub>PHZ</sub> t <sub>PLZ</sub>	Output Disable Time G to Bus and DIR to Bus	1.5	11.0	1.5	9.0	1.5	7.7	1.5	6.3	ns	1, 7, 8
t <sub>PLH</sub> t <sub>PHL</sub>	Propagation Delay Clock to Bus	1.5	10.0	1.5	9.0	1.5	7.0	1.5	6.3	ns	1, 5
t <sub>PLH</sub> t <sub>PHH</sub>	Propagation Delay SBA or SAB to A or B	1.5	12.0	1.5	11.0	1.5	8.4	1.5	7.7	ns	1, 5
t <sub>S</sub>	Set-Up Time HIGH or LOW, Bus to Clock	4.5		4.0		2.0		2.0		ns	4
t <sub>H</sub>	Hold Time HIGH or LOW, Bus to Clock	2.0		2.0		1.5		1.5		ns	4
t <sub>w</sub>	Pulse Width, <sup>[6]</sup> HIGH or LOW	6.0		6.0		5.0		5.0		ns	5

Parameter	Description	FCT2646CT/FCT2648CT				Unit	Fig. No. <sup>[15]</sup>
		Military		Commercial			
		Min. <sup>[14]</sup>	Max.	Min. <sup>[14]</sup>	Max.		
t <sub>PLH</sub> t <sub>PHL</sub>	Propagation Delay Bus to Bus	1.5	6.0	1.5	5.4	ns	1, 3
t <sub>PZU</sub> t <sub>PZL</sub>	Output Enable Time Enable to Bus and DIR to A <sub>n</sub> or B <sub>n</sub>	1.5	8.9	1.5	7.8	ns	1, 7, 8
t <sub>PHZ</sub> t <sub>PLZ</sub>	Output Disable Time G to Bus and DIR to Bus	1.5	7.7	1.5	6.3	ns	1, 7, 8
t <sub>PLH</sub> t <sub>PHL</sub>	Propagation Delay Clock to Bus	1.5	6.3	1.5	5.7	ns	1, 5
t <sub>PLH</sub> t <sub>PHH</sub>	Propagation Delay SBA or SAB to A or B	1.5	7.0	1.5	6.2	ns	1, 5
t <sub>S</sub>	Set-Up Time HIGH or LOW, Bus to Clock	2.0		2.0		ns	4
t <sub>H</sub>	Hold Time HIGH or LOW, Bus to Clock	1.5		1.5		ns	4
t <sub>w</sub>	Pulse Width, <sup>[6]</sup> HIGH or LOW	5.0		5.0		ns	5

Notes:  
14. Minimum limits are guaranteed but not tested on Propagation Delays.  
15. See "Parameter Measurement Information" in the General Information Section.