



# CY74FCT16646T CY74FCT162646T

## 16-Bit Registered Transceivers

### Features

- Low power, pin-compatible replacement for ABT functions
- FCT-C speed at 5.4 ns
- Power-off disable outputs permits live insertion
- Edge-rate control circuitry for significantly improved noise characteristics
- Typical output skew < 250 ps
- ESD > 2000 V
- TSSOP (19.6-mil pitch) and SSOP (25-mil pitch) packages
- Extended commercial range of -40°C to +85°C
- $V_{CC} = 5V \pm 10\%$

### CY74FCT16646T Features:

- 64 mA sink current (Com1), 32 mA source current (Com1)
- Typical  $V_{OLP}$  (ground bounce) < 1.0V at  $V_{CC} = 5V, T_A = 25^\circ C$

### CY74FCT162646T Features:

- Balanced output drivers: 24 mA
- Reduced system switching noise
- Typical  $V_{OLP}$  (ground bounce) < 0.6V at  $V_{CC} = 5V, T_A = 25^\circ C$


### Functional Description


The CY74FCT16646T and CY74FCT162646T 16-bit transceivers are three-state, D-type registers, and control circuitry arranged for multiplexed transmission of data directly from the input bus or from the internal registers. Data on the A or B bus will be clocked into the registers as the appropriate clock pin goes to a HIGH logic level. Output Enable ( $\overline{OE}$ ) and direction pins (DIR) are provided to control the transceiver function. In the transceiver mode, data present at the high impedance port may be stored in either the A or B register, or in both. The select controls can multiplex stored and

real-time (transparent mode) data. The direction control determines which bus will receive data when the Output Enable ( $\overline{OE}$ ) is Active LOW. In the isolation mode (Output Enable ( $\overline{OE}$ ) HIGH), A data may be stored in the B register and/or B data may be stored in the A register. The output buffers are designed with a power-off disable feature that allows live insertion of boards.


The CY74FCT16646T is ideally suited for driving high-capacitance loads and low-impedance backplanes.

The CY74FCT162646T has 24-mA balanced output drivers with current limiting resistors in the outputs. This reduces the need for external terminating resistors and provides for minimal undershoot and reduced ground bounce. The CY74FCT162646T is ideal for driving transmission lines.







DIR L OE L CLKAB X CLKBA X SAB X SBA L  
Real-Time Transfer  
Bus B to Bus A



DIR H OE L CLKAB X CLKBA X SAB L SBA X  
Real-Time Transfer  
Bus A to Bus B



DIR H OE L CLKAB X CLKBA X SAB X SBA X  
Storage from  
A and/or B



DIR<sup>(1)</sup> L OE L CLKAB X CLKBA H or L SAB X SBA H  
Transfer Stored Data  
to A and/or B

9

**Maximum Ratings<sup>(1-4)</sup>**

(Above which the useful life may be impaired. For user guidelines, not tested.)  
Storage Temperature ..... Com'l -55°C to +125°C  
Ambient Temperature with  
Power Applied ..... Com'l -55°C to +125°C  
DC Input Voltage ..... -0.5V to +7.0V

DC Output Voltage ..... -0.5V to +7.0V  
DC Output Current  
(Maximum Sink Current/Pin) ..... -60 to +120 mA  
Power Dissipation ..... 1.0W  
Static Discharge Voltage ..... >2001V  
(per MIL-STD-883, Method 3015)

**Notes:**

3. Cannot transfer data to A-bus and B-bus simultaneously.
4. Stresses greater than those listed under Maximum Ratings may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above

those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.



Power Supply Characteristics

Parameter	Description	Test Conditions <sup>[9]</sup>		Min.	Typ. <sup>[5]</sup>	Max.	Unit
$I_{CC}$	Quiescent Power Supply Current	$V_{CC} = \text{Max.}$	$V_{IN} \leq 0.2V$ $V_{IN} \geq V_{CC} - 0.2V$	—	5	500	$\mu A$
$\Delta I_{CC}$	Quiescent Power Supply Current TTL Inputs HIGH	$V_{CC} = \text{Max.}$ $V_{IN} = 3.4V$ <sup>[10]</sup>		—	0.5	1.5	mA
$I_{CCD}$	Dynamic Power Supply Current <sup>[11]</sup>	$V_{CC} = \text{Max.}$ Outputs Open $DIR = OE = GND$ One-Bit Toggling 50% Duty Cycle	$V_{IN} = V_{CC}$ or $V_{IN} = GND$	—	75	120	$\mu A$ / MHz
$I_T$	Total Power Supply Current <sup>[12]</sup>	$V_{CC} = \text{Max.}$ Outputs Open $f_0 = 10 \text{ MHz (CLKBA)}$ 50% Duty Cycle $DIR = OE = GND$ One-Bit Toggling $f_1 = 5 \text{ MHz}$ 50% Duty Cycle	$V_{IN} = V_{CC}$ or $V_{IN} = GND$	—	0.8	1.7	mA
			$V_{IN} = 3.4V$ or $V_{IN} = GND$	—	1.3	3.2	
		$V_{CC} = \text{Max.}$ Outputs Open $f_0 = 10 \text{ MHz (CLKBA)}$ 50% Duty Cycle $DIR = OE = GND$ Sixteen-Bits Toggling $f_1 = 2.5 \text{ MHz}$ 50% Duty Cycle	$V_{IN} = V_{CC}$ or $V_{IN} = GND$	—	3.8	6.5 <sup>[13]</sup>	
			$V_{IN} = 3.4V$ or $V_{IN} = GND$	—	8.3	20.0 <sup>[13]</sup>	

Notes:

9. For conditions shown as Max. or Min., use appropriate value specified under Electrical Characteristics for the applicable device type.
10. Per TTL driven input ( $V_{IN} = 3.4V$ ); all other inputs at  $V_{CC}$  or  $GND$ .
11. This parameter is not directly testable, but is derived for use in Total Power Supply calculations.
  - $I_{CC} = I_{QUIESCENT} + I_{INPUTS} + I_{DYNAMIC}$
  - $I_{CC} = I_{CC} + \Delta I_{CC} D_H N_T + I_{CCD} (f_0/2 + f_1 N_1)$
  - $I_{CC}$  = Quiescent current with CMOS input levels
  - $\Delta I_{CC}$  = Power Supply Current for a TTL HIGH input ( $V_{IN} = 3.4V$ )
  - $D_H$  = Duty Cycle for TTL inputs HIGH
  - $N_T$  = Number of TTL inputs at  $D_H$
  - $I_{CCD}$  = Dynamic Current caused by an input transition pair (HLH or LHL)
  - $f_0$  = Clock frequency for registered devices, otherwise zero
  - $f_1$  = Input signal frequency
  - $N_1$  = Number of inputs changing at  $f_1$
12. All currents are in milliamperes and all frequencies are in megahertz.
13. Values for these conditions are examples of the  $I_{CC}$  formula. These limits are guaranteed but not tested.



**CY74FCT16646T**  
**CY74FCT162646T**

**Switching Characteristics Over the Operating Range**

Parameter	Description	Cond.	74FCT16646T 74FCT162646T		74FCT16646AT 74FCT162646AT		74FCT16646CT 74FCT162646CT		Unit	Fig. No. <sup>[4]</sup>
			Min. <sup>[15]</sup>	Max.	Min. <sup>[15]</sup>	Max.	Min. <sup>[15]</sup>	Max.		
t <sub>PLH</sub> t <sub>PHL</sub>	Propagation Delay Bus to Bus	C <sub>L</sub> = 50 pF R <sub>L</sub> = 500Ω	1.5	9.0	1.5	6.3	1.5	5.4	ns	1, 2
t <sub>PZH</sub> t <sub>ext.</sub>	Output Enable Time DIR or OE to Bus		1.5	14.0	1.5	9.8	1.5	7.8	ns	1, 7, 8
t <sub>PHZ</sub> t <sub>PLZ</sub>	Output Disable Time DIR or OE to Bus		1.5	9.0	1.5	6.3	1.5	6.3	ns	1, 7, 8
t <sub>PLH</sub> t <sub>PHL</sub>	Propagation Delay Clock to Bus		1.5	9.0	1.5	6.3	1.5	5.7	ns	1, 5
t <sub>PLH</sub> t <sub>PHL</sub>	Propagation Delay SBA or SAB to Bus		1.5	11.0	1.5	7.7	1.5	6.2	ns	1, 5
t <sub>su</sub>	Set-Up Time HIGH or LOW Bus to Clock		2.0	—	2.0	—	2.0	—	ns	4
t <sub>h</sub>	Hold Time HIGH or LOW Bus to Clock		1.5	—	1.5	—	1.5	—	ns	4
t <sub>w</sub>	Clock Pulse Width HIGH or LOW		5.0	—	5.0	—	5.0	—	ns	6
t <sub>SK(O)</sub>	Output Skew <sup>[6]</sup>		—	0.5	—	0.5	—	0.5	ns	—

**Ordering Information CY74FCT16646**

Speed (ns)	Ordering Code	Package Name	Package Type	Operating Range
5.4	CY74FCT16646CTPAC	Z56	48-Lead (240-Mil) TSSOP	Commercial
	CY74FCT16646CTPVC	O56	48-Lead (300-Mil) SSOP	
6.3	CY74FCT16646ATPAC	Z56	48-Lead (240-Mil) TSSOP	Commercial
	CY74FCT16646ATPVC	O56	48-Lead (300-Mil) SSOP	
9.0	CY74FCT16646TPAC	Z56	48-Lead (240-Mil) TSSOP	Commercial
	CY74FCT16646TPVC	O56	48-Lead (300-Mil) SSOP	

**Ordering Information CY74FCT162646**

Speed (ns)	Ordering Code	Package Name	Package Type	Operating Range
5.4	CY74FCT162646CTPAC	Z56	48-Lead (240-Mil) TSSOP	Commercial
	CY74FCT162646CTPVC	O56	48-Lead (300-Mil) SSOP	
6.3	CY74FCT162646ATPAC	Z56	48-Lead (240-Mil) TSSOP	Commercial
	CY74FCT162646ATPVC	O56	48-Lead (300-Mil) SSOP	
9.0	CY74FCT162646TPAC	Z56	48-Lead (240-Mil) TSSOP	Commercial
	CY74FCT162646TPVC	O56	48-Lead (300-Mil) SSOP	

- Notes:**
- 14. See "Parameter Measurement Information" in the General Information Section.
  - 15. Minimum limits are guaranteed but not tested on Propagation Delays.
  - 16. Skew any two outputs of the same package switching in the same direction. This parameter is guaranteed by design.