

Maximum Ratings^[2]

Maximum Input Voltage Relative to V_{SS} :..... $V_{SS} - 0.3 V$
 Maximum Input Voltage Relative to V_{DD} :..... $V_{DD} + 0.3 V$
 Storage Temperature:..... $-65^{\circ}C$ to $+150^{\circ}C$
 Operating Temperature:..... $-40^{\circ}C$ to $+85^{\circ}C$
 Maximum ESD Protection 2 kV
 Maximum Power Supply:..... 5.5 V
 Maximum Input Current: ± 20 mA

This device contains circuitry to protect the inputs against damage due to high static voltages or electric field; however, precautions must be taken to avoid application of any voltage higher than the maximum rated voltages to this circuit. For proper operation, V_{in} and V_{out} should be constrained to the range:

$$V_{SS} < (V_{in} \text{ or } V_{out}) < V_{DD}$$

Unused inputs must always be tied to an appropriate logic voltage level (either V_{SS} or V_{DD}).

DC Parameters ($V_{DD} = V_{DDC} = 3.3 V \pm 10\%$ or $2.5 V \pm 5\%$, over the specified temperature range)

| Parameter | Description | Conditions | Min | Typ | Max | Unit |
|-----------|--|--|----------------|-----|----------------|----------|
| V_{IL} | Input Low Voltage | $V_{DD} = 3.3 V$, PECL_CLK single ended | 1.49 | – | 1.825 | V |
| | | $V_{DD} = 2.5 V$, PECL_CLK single ended | 1.10 | – | 1.45 | |
| | | All other inputs | V_{SS} | – | 0.8 | |
| V_{IH} | Input High Voltage | $V_{DD} = 3.3 V$, PECL_CLK single ended | 2.135 | – | 2.42 | V |
| | | $V_{DD} = 2.5 V$, PECL_CLK single ended | 1.75 | – | 2.0 | |
| | | All other inputs | 2.0 | – | V_{DD} | |
| I_{IL} | Input Low Current ^[3] | | – | – | –100 | μA |
| I_{IH} | Input High Current ^[3] | | – | – | 100 | |
| V_{PP} | Peak-to-Peak Input Voltage PECL_CLK | | 300 | – | 1000 | mV |
| V_{CMR} | Common Mode Range ^[4] PECL_CLK | $V_{DD} = 3.3 V$ | $V_{DD} - 2.0$ | – | $V_{DD} - 0.6$ | V |
| | | $V_{DD} = 2.5 V$ | $V_{DD} - 1.2$ | – | $V_{DD} - 0.6$ | |
| V_{OL} | Output Low Voltage ^[5] | $I_{OL} = 20$ mA | – | – | 0.4 | V |
| V_{OH} | Output High Voltage ^[5] | $I_{OH} = -20$ mA, $V_{DD} = 3.3 V$ | 2.5 | – | – | V |
| | | $I_{OH} = -20$ mA, $V_{DD} = 2.5 V$ | 1.8 | – | – | |
| I_{DDQ} | Quiescent Supply Current | | – | 5 | 7 | mA |
| I_{DD} | Dynamic Supply Current | $V_{DD} = 3.3 V$, Outputs at 100 MHz, CL = 30 pF | – | 200 | – | mA |
| | | $V_{DD} = 3.3 V$, Outputs at 160 MHz, CL = 30 pF | – | 330 | – | |
| | | $V_{DD} = 2.5 V$, Outputs at 100 MHz, CL = 30 pF | – | 140 | – | |
| | | $V_{DD} = 2.5 V$, Outputs at 160 MHz, CL = 30 pF | – | 235 | – | |
| Z_{out} | Output Impedance | $V_{DD} = 3.3 V$ | 12 | 15 | 18 | Ω |
| | | $V_{DD} = 2.5 V$ | 14 | 18 | 22 | |
| C_{in} | Input Capacitance | | – | 4 | – | pF |

Notes

- Multiple Supplies: The voltage on any input or I/O pin cannot exceed the power pin during power up. Power supply sequencing is NOT required.
- Inputs have pull-up/pull-down resistors that effect input current.
- The V_{CMR} is the difference from the most positive side of the differential input signal. Normal operation is obtained when the "High" input is within the V_{CMR} range and the input lies within the V_{PP} specification.
- Driving series or parallel terminated 50 Ω (or 50 Ω to $V_{DD}/2$) transmission lines.

AC Parameters ($V_{DD} = V_{DCC} = 3.3\text{ V} \pm 10\%$ or $2.5\text{ V} \pm 5\%$, over the specified temperature range)^[6]

| Parameter | Description | Conditions | Min | Typ | Max | Unit |
|------------|---|--|------|-----|------|------|
| Fmax | Input Frequency ^[7] | $V_{DD} = 3.3\text{ V}$ | – | – | 200 | MHz |
| | | $V_{DD} = 2.5\text{ V}$ | – | – | 170 | |
| Tpd | PECL_CLK to Q Delay ^[7] | $V_{DD} = 3.3\text{ V}$ | 4.0 | – | 8.6 | ns |
| | TCLK to Q Delay ^[7] | | 4.2 | – | 10.5 | |
| | PECL_CLK to Q Delay ^[7] | $V_{DD} = 2.5\text{ V}$ | 6.0 | – | 10.6 | |
| | TCLK to Q Delay ^[7] | | 6.2 | – | 10.5 | |
| FoutDC | Output Duty Cycle ^[7, 8] | Measured at $V_{DD}/2$ | 45 | – | 55 | % |
| tpZL, tpZH | Output Enable Time (all outputs) | | 2 | – | 10 | ns |
| tpLZ, tpHZ | Output Disable Time (all outputs) | | 2 | – | 10 | ns |
| Tskew | Output-to-Output Skew ^[7, 9] | | – | 250 | 350 | ps |
| Tskew(pp) | Part-to-Part Skew ^[10] | PECL_CLK to Q | – | 1.5 | 2.75 | ns |
| | | TCLK to Q | – | 2.0 | 4.0 | |
| Tr/Tf | Output Clocks Rise/Fall Time ^[9] | 0.8 V to 2.0 V, $V_{DD} = 3.3\text{ V}$ | 0.10 | – | 1.0 | ns |
| | | 0.6 V to 1.8 V, $V_{DD} = 2.5\text{ V}$ | 0.10 | – | 1.3 | |

Figure 2. LVCMOS_CLK CY29949 Test Reference for $V_{CC} = 3.3\text{ V}$ and $V_{CC} = 2.5\text{ V}$





Figure 3. PECL_CLK CY29949 Test Reference for $V_{CC} = 3.3\text{ V}$ and $V_{CC} = 2.5\text{ V}$



Notes

- 6. Parameters are guaranteed by design and characterization. Not 100% tested in production. All parameters specified with loaded outputs.
- 7. Outputs driving 50Ω transmission lines.
- 8. 50% input duty cycle.
- 9. See Figure 2 and Figure 3.
- 10. Part-to-part skew at a given temperature and voltage.

Figure 4. Propagation Delay (TPD) Test Reference




Figure 5. LVCMOS Propagation Delay (TPD) Test Reference




Figure 6. Output Duty Cycle (FoutDC)






Figure 7. Output-to-Output Skew tsk(0)



Ordering Information


| Part Number | Package Type | Production Flow |
|-------------|-----------------------------|----------------------------|
| CY29949AXI | 52-Pin TQFP | Industrial, -40°C to +85°C |
| CY29949AXIT | 52-Pin TQFP - Tape and Reel | Industrial, -40°C to +85°C |

Ordering Code Definitions



Package Drawing and Dimensions

Figure 8. 52-Pin Thin Plastic Quad Flat Pack (10 x 10 x 1.0 mm) A52B



Acronyms

Table 1. Acronyms Used in this Document

| Acronym | Description |
|---------|---|
| LVTTTL | low voltage transistor-transistor logic |
| LVPECL | low voltage pseudo (positive) emitter coupled logic |
| LVC MOS | low voltage CMOS logic |

Document Conventions

Units of Measure

Table 2. Units of Measure

| Symbol | Unit of Measure |
|--------|-----------------|
| °C | degree Celsius |
| kv | kiloVolt |
| MHZ | megahertz |
| μA | microampere |
| mA | milliampere |
| ns | nanosecond |
| Ω | ohm |
| % | percent |
| pF | picofarad |
| ps | picosecond |
| V | volt |

Document History Page

| Document Title: CY29949 2.5 V or 3.3 V 200 MHz 1:15 Clock Distribution Buffer Document Number: 38-07289 | | | | |
|--|---------|-----------------|-----------------|---|
| Revision | ECN | Submission Date | Orig. of Change | Description of Change |
| ** | 111100 | 02/01/02 | BRK | New data sheet |
| *A | 116783 | 08/14/02 | HWT | Added commercial temperature range to the Ordering Information table |
| *B | 118463 | 09/09/02 | HWT | Corrected the package diagram from 52 LQFP to 52 TQFP |
| *C | 122881 | 12/22/02 | RBI | Added power-up requirements to Maximum Ratings |
| *D | 130132 | 11/07/03 | RGL | Fixed block diagram and MR/OE# description in the Pin Description table |
| *E | 2595534 | 10/23/08 | CXQ/PYRS | Changed to Pb-Free device code in Ordering Information |
| *F | 3420718 | 10/24/11 | PURU | Removed Commercial Information. Updated template according to current Cypress standards. |

Sales, Solutions, and Legal Information

Worldwide Sales and Design Support

Cypress maintains a worldwide network of offices, solution centers, manufacturer's representatives, and distributors. To find the office closest to you, visit us at [Cypress Locations](#).

Products

| | |
|--------------------------|--|
| Automotive | cypress.com/go/automotive |
| Clocks & Buffers | cypress.com/go/clocks |
| Interface | cypress.com/go/interface |
| Lighting & Power Control | cypress.com/go/powerpsoc cypress.com/go/plc |
| Memory | cypress.com/go/memory |
| Optical & Image Sensing | cypress.com/go/image |
| PSoC | cypress.com/go/psoc |
| Touch Sensing | cypress.com/go/touch |
| USB Controllers | cypress.com/go/USB |
| Wireless/RF | cypress.com/go/wireless |

PSoC Solutions

psoc.cypress.com/solutions
PSoC 1 | PSoC 3 | PSoC 5

© Cypress Semiconductor Corporation, 2002-2011. The information contained herein is subject to change without notice. Cypress Semiconductor Corporation assumes no responsibility for the use of any circuitry other than circuitry embodied in a Cypress product. Nor does it convey or imply any license under patent or other rights. Cypress products are not warranted nor intended to be used for medical, life support, life saving, critical control or safety applications, unless pursuant to an express written agreement with Cypress. Furthermore, Cypress does not authorize its products for use as critical components in life-support systems where a malfunction or failure may reasonably be expected to result in significant injury to the user. The inclusion of Cypress products in life-support systems application implies that the manufacturer assumes all risk of such use and in doing so indemnifies Cypress against all charges.

Any Source Code (software and/or firmware) is owned by Cypress Semiconductor Corporation (Cypress) and is protected by and subject to worldwide patent protection (United States and foreign), United States copyright laws and international treaty provisions. Cypress hereby grants to licensee a personal, non-exclusive, non-transferable license to copy, use, modify, create derivative works of, and compile the Cypress Source Code and derivative works for the sole purpose of creating custom software and or firmware in support of licensee product to be used only in conjunction with a Cypress integrated circuit as specified in the applicable agreement. Any reproduction, modification, translation, compilation, or representation of this Source Code except as specified above is prohibited without the express written permission of Cypress.

Disclaimer: CYPRESS MAKES NO WARRANTY OF ANY KIND, EXPRESS OR IMPLIED, WITH REGARD TO THIS MATERIAL, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE. Cypress reserves the right to make changes without further notice to the materials described herein. Cypress does not assume any liability arising out of the application or use of any product or circuit described herein. Cypress does not authorize its products for use as critical components in life-support systems where a malfunction or failure may reasonably be expected to result in significant injury to the user. The inclusion of Cypress' product in a life-support systems application implies that the manufacturer assumes all risk of such use and in doing so indemnifies Cypress against all charges.

Use may be limited by and subject to the applicable Cypress software license agreement.