

## CCD Delay Line for Multi System

### Description

The CXL1510M is an IC developed for use in conjunction with Y/C signal processing ICs for multi systems. This CCD delay line provides the comb filter output for eliminating the chrominance signal cross talk and 1H delay output for luminance signals.

### Features

- Single power supply (5V)
- Built-in quadruple progression PLL circuit
- Comb filter characteristics selectable
- Delay time for 1H delay output selectable
- Built-in peripheral circuits
- Positive phase signal input, positive phase signal output

### Functions

- Comb filter output
- 1H delay output for luminance signal
- Clock driver
- Autobias circuit
- Input clamp circuit (for luminance signals)
- Center bias circuit (for chrominance signals)
- Sample-and-hold circuit
- Quadruple progression PLL circuit
- Luminance signal delay time/comb filter characteristics selection circuit
- Clock buffer output circuit

### Absolute Maximum Ratings (Ta = 25°C)

- |                               |                  |             |    |
|-------------------------------|------------------|-------------|----|
| • Supply voltage              | V <sub>DD</sub>  | +6          | V  |
| • Operating temperature       | T <sub>opr</sub> | -10 to +60  | °C |
| • Storage temperature         | T <sub>stg</sub> | -55 to +150 | °C |
| • Allowable power dissipation | P <sub>D</sub>   | 500         | mW |


### Recommended Operating Voltage (Ta = 25°C)

V<sub>DD</sub> 5V ± 5%

### Structure

CMOS-CCD

24 pin SOP (Plastic)



Sony reserves the right to change products and specifications without prior notice. This information does not convey any license by any implication or otherwise under any patents or other right. Application circuits shown, if any, are typical examples illustrating the operation of the devices. Sony cannot assume responsibility for any problems arising out of the use of these circuits.


**Recommended Clock Conditions** (Ta = 25°C)

- Input clock amplitude V<sub>CLK</sub> 0.3Vp-p to 1.0Vp-p (0.5Vp-p Typ.)
- Clock frequency f<sub>CLK</sub> 3.579545MHz
- Input clock waveform sine wave

**Input Signal Amplitude**

V<sub>sig</sub> 350mVp-p (Typ.), 575mVp-p (Max.)

**Block Diagram and Pin Configuration** (Top View)



## SOP 24pin

Pin No.	Symbol	I/O	Description
1	V <sub>SS</sub>	—	GND
2	C-IN1	I	Chrominance signal input 1
3	V <sub>DD</sub>	—	Power supply
4	C-IN2	I	Chrominance signal input 2
5	(NC)	—	—
6	CONT2	I	Control 2 input
7	Y-IN	I	Luminance signal input
8	(NC)	—	—
9	Y-OUT	O	Luminance signal output
10	(NC)	—	—
11	(NC)	—	—
12	CLK	I	Clock input
13	V <sub>SS</sub>	—	GND
14	VCOIN	I	VCO input
15	PCOUT	O	Phase comparator output
16	(NC)	—	—
17	(NC)	—	—
18	(NC)	—	—
19	AB-P	O	Autobias output (P)
20	fsc	O	fsc buffer output
21	AB-C	O	Autobias output (C)
22	CONT1	I	Control 1 input
23	C-OUT	O	Chrominance signal output
24	V <sub>SS</sub>	—	GND

**Description of Functions**

The CXL1510M enables the chrominance comb filter characteristics and luminance signal delay time to be selected using the control 1 and control 2 statuses.

CONT1	CONT2	Mode (typical example)	Chrominance comb filter characteristics	Luminance signal delay time (number of CCD bits)
L	L	PAL/GBI	2H + 12 (1832bit)	1H + 6 (914bit)
L	H	PAL/M	2H (1820bit)	1H (908bit)
H	L	—	—	—
H	H	NTSC/M	1H (910bit)	1H (908bit)


**CONT1/CONT2 Input Level**

L/H	Min.	Typ.	Max.	Unit
L	—	0	0.5	V
H	2.0	5.0	6.0	


• **fsc Output Pin**

The buffer output of the clock input from the CLK pin is provided at the fsc output pin. Since a pull-up resistor is contained inside the IC, the supply voltage is produced during open, and the output is stopped. Connect a 2.2kΩ pull-down resistor when the fsc output is to be used.

<When in use>



<When not in use>



**Electrical Characteristics**

(Ta = 25°C, VDD = 5V, fCLK = 3.579545MHz, VCLK = 500mVp-p sine wave)

See Electrical Characteristics Measurement Circuit

Item	Symbol	Measurement condition	SW condition								Min.	Typ.	Max.	Unit	Note
			1	2	3	4	5	6	7	8					
Supply current	IDD1	—	b	b	b	a	a	a	—	—		35	50	mA	1
	IDD2		b	b	b	a	b	a	—	—					
	IDD3		b	b	b	b	b	a	—	—					

**Chrominance Signal Characteristics** (No signals input to Y-IN)

Item	Symbol	Measurement condition	SW condition								Min.	Typ.	Max.	Unit	Note
			1	2	3	4	5	6	7	8					
Low frequency gain	GLC1	(See Note 2)	a	a	b	a	a	—	a	b	-2	0	2	dB	2
	GLC2		a	a	b	a	b	—	a	b					
	GLC3		a	a	b	b	b	—	a	b					
Frequency response	FC1	(See Note 3)	a	a	b	a	a	—	a	b	-2.7	-1.7	0	dB	3
	FC2		a	a	b	a	b	—	a	b	-2	-1	0		
	FC3		a	a	b	b	b	—	a	b					
Linearity	LIC1	(See Note 4)	a	a	b	a	a	—	a	b	-0.3	0	0.3	dB	4
	LIC2		a	a	b	a	b	—	a	b					
	LIC3		a	a	b	b	b	—	a	b					
Comb depth min. gain	CCD1	(See Note 5)	a	a	b	a	a	—	a	b		-40	-25	dB	5
	CCD2		a	a	b	a	b	—	a	b					
	CCD3		a	a	b	b	b	—	a	b					
SN ratio	SNC1	50% white video signal	a	a	b	a	a	—	a	d	52	56		dB	6
	SNC2		a	a	b	a	b	—	a	d					
	SNC3		a	a	b	b	b	—	a	d					
Coupling level	CPC1	(See Note 7)	b	b	b	a	a	—	a	b		10	50	mVrms	7
	CPC2		b	b	b	a	b	—	a	b					
	CPC3		b	b	b	b	b	—	a	b					
Delay time	DC	(See Note 8)	a	b	b	—	—	—	a	a	—	230	—	ns	8

<Luminance Signal Characteristics> (No signals input to C-IN1, C-IN2)

Item	Symbol	Measurement condition	SW condition								Min.	Typ.	Max.	Unit	Note
			1	2	3	4	5	6	7	8					
Low frequency gain	GLY1	(See Note 2)	b	b	a	—	a	b	b	b	-2	0	2	dB	2
	GLY2		b	b	a	—	b	a	b	b					
Frequency response	FY1	(See Note 3)	b	b	a	—	a	b	b	b	-2	-1	0	dB	3
	FY2		b	b	a	—	b	b	b	b					
Differential gain	DGY1	5-step staircase wave	b	b	a	—	a	a	b	c	0	3	5	%	9
	DGY2		b	b	a	—	b	a	b	c					
Differential phase	DPY1	5-step staircase wave	b	b	a	—	a	a	b	c	0	3	5	deg	9
	DPY2		b	b	a	—	b	a	b	c					
Linearity	LNY1	(See Note 10)	b	b	a	—	a	a	b	a	35	40	43	%	10
	LNY2		b	b	a	—	b	a	b	a					
SN ratio	SNY1	50% white video signal	b	b	a	—	a	b	b	d	52	56		dB	6
	SNY2		b	b	a	—	b	b	b	d					
Coupling level	CPY1	(See Note 7)	b	b	b	—	a	b	b	b		10	50	mVrms	7
	CPY2		b	b	b	—	b	b	b	b					

**Note**

1. This is the IC's supply current value when no signals are input.
2. This is the C-OUT and Y-OUT pin output gain when 500mVp-p sine waves are input to C-IN1, C-IN2 and Y-IN.

(Example of calculation)

$$GLC1 = 20 \log \frac{\text{C-OUT pin output voltage (mVp-p)}}{500 \text{ (mVp-p)}} \text{ [dB]}$$

Input signal frequency

GLC1 (2H + 12)	: 203.206kHz
GLC2 (2H)	: 204.545kHz
GLC3 (1H)	: 204.545kHz
GLY1, GLY2	: 200kHz

3. This indicates the difference in the C-OUT and Y-OUT pin output gain when 200mVp-p low- and high-frequency sine waves are input to C-IN1, C-IN2 and Y-IN. Set the input bias (Vbias) to 2.0V when measuring the luminance signal characteristics (GLY1, GLY2, GHY1, GHY2).

(Example of calculation)

$$FC1 = 20 \log \frac{\text{C-OUT pin output voltage (high frequency) (mVp-p)}}{\text{C-OUT pin output voltage (low frequency) (mVp-p)}} \text{ [dB]}$$

Input signal frequency (low frequency) → see Note 2

Input signal frequency (high frequency)

Chrominance signal (2H + 12)	: 4.431446MHz
Chrominance signal (2H)	: 3.571678MHz
Chrominance signal (1H)	: 3.571678MHz
Luminance system	: 3.58MHz

4. Calculate with the gain applying when 200mVp-p and 500mVp-p sine waves (see Note 2 for the frequencies) are input to C-IN1 and C-IN2.

(Example of calculation)


$$LIC1 = 20 \log \left[ \frac{\frac{\text{Output voltage with 500mVp-p input (mVp-p)}}{500\text{mVp-p}}}{\frac{\text{Output voltage with 200mVp-p input (mVp-p)}}{200\text{mVp-p}}} \right] \text{ [dB]}$$

5. Measure the difference of the C-OUT output gain when 500mVp-p sine waves have been input to C-IN1 and C-IN2 at the following frequencies.


Input signal frequency

	fp	fN
CCD1	4.431446MHz	4.427538MHz
CCD2	3.571678MHz	3.567744MHz
CCD4	3.571678MHz	3.563811MHz

The frequency response for the outputs at fp and fN are shown in the figure below.




6. Using the BPF 100kHz to 4MHz in the Sub Carrier Trap mode, measure the SN ratio on the video noise meter when the 50% white video signal shown in the figure below is input.




7. Measure the internal clock component (4fsc: 14.31818MHz component) when no signals are input.
8. Measure the delay time of the C-OUT output when the C-IN1 signal is input.



9. On the vector scope, measure the differential gain and differential phase when the 5-step staircase wave shown in the figure below is input.




10. Input the 5-step staircase wave only for the luminance signal shown in the figure below, and measure the Y-OUT luminance level (Y) and SYNC level (S).




(Example of calculation)

$$LNY1 = \frac{S \text{ (mV)}}{Y \text{ (mV)}} \times 100$$

Electrical Characteristics Measurement Circuit




**Application Circuit** When Pin 20 (fsc) output is used (connect to V<sub>DD</sub> when not used)




Application circuits shown are typical examples illustrating the operation of the devices. Sony cannot assume responsibility for any problems arising out of the use of these circuits or for any infringement of third party patent and other right due to same.

Example of Representative Characteristics


Low frequency gain vs. Supply voltage




Frequency response vs. Supply voltage




Comb depth vs. Supply voltage




Chrominance linearity vs. Supply voltage




Differential gain vs. Supply voltage




Differential phase vs. Supply voltage




Low frequency gain vs. Ambient temperature




Frequency response vs. Ambient temperature




Comb depth vs. Ambient temperature




Chrominance linearity vs. Ambient temperature



Differential gain vs. Ambient temperature




Differential phase vs. Ambient temperature



Package Outline

Unit: mm

24PIN SOP (PLASTIC)



PACKAGE STRUCTURE

SONY CODE	SOP-24P-L01
EIAJ CODE	*SOP024-P-0300-A
JEDEC CODE	_____

MOLDING COMPOUND	EPOXY/PHENOL RESIN
LEAD TREATMENT	SOLDER PLATING
LEAD MATERIAL	COPPER ALLOY / 42ALLOY
PACKAGE WEIGHT	0.3g