8-bit 40MSPS RGB 3-channel D/A Converter

Description


The CXD1178Q is an 8-bit high-speed D/A converter for video band use. It has an input/output equivalent to 3 channels of R, G and B. It is suitable for use of digital TV, graphic display, and others.

Features

- Resolution 8-bit
- Maximum conversion speed 40MSPS
- RGB 3-channel input/output
- Differential linearity error ±0.3LSB
- Low power consumption 240mW (200Ω load at 2Vp-p output)
- Single 5V power supply
- · Low glitch noise

Recommended Operating Conditions

 Supply voltage 	AVDD, AVS	4.75 to 5.25	V
	DVDD, DVs	s 4.75 to 5.25	V
• Reference input v	oltage Vrei	= 2.0	V
 Clock pulse width 	TPW	1 12.5 (Min.)	ns
	Tpw	o 12.5 (Min.)	ns
 Operating temper 	ature Top	r –20 to +75	°C




Structure

Silicon gate CMOS IC

Absolute Maximum Ratings (Ta = 25°C)


 Supply voltage 	V_{DD}	7	V
 Input voltage 	VIN	V _{DD} to Vss	V
• Output current (Every	each cl	nannel)	
	lout	0 to 15	mΑ
• Storage temperature	Tstg	-55 to +150	°C

Block Diagram



Sony reserves the right to change products and specifications without prior notice. This information does not convey any license by any implication or otherwise under any patents or other right. Application circuits shown, if any, are typical examples illustrating the operation of the devices. Sony cannot assume responsibility for any problems arising out of the use of these circuits.

Pin Configuration



Pin Description and I/O Pins Equivalent Circuit

Pin No.	Symbol	Equivalent circuit	Description
1 to 8	R0 to R7	DVDD	
9 to 16	G0 to G7	(1) to	Digital input
17 to 24	B0 to B7	DVss	
25	BLK	AVDD AVDD AVDD AVDD AVDD AVSS AVSS	Blanking pin. No signal at "H" (Output 0V). Output condition at "L".
32	VB	DVDD O DVDD O DVSS O	Connect a capacitor of about 0.1µF.

Pin No.	Symbol	Equivalent circuit	Description
27	RCK	27 28 29 4	Clock pin. Moreover all input pins are TTL-CMOS compatible.
29	BCK	DVss	
30, 31	DVss		Digital GND
33	AVss		Analog GND
26	CE	DVDD W- DVss	Chip enable pin. No signal (Output 0V) at "H" and minimizes power consumption.
35	IREF	AVDD O AVDD	Connect a resistance 16 times "16R" that of output resistance value "R".
34	VREF	AVDD AVSS AVDD AVDD AVSS AVDD	Set full scale output value.
42	VG	AVss	Connect a capacitor of about 0.1μF.
43 to 46	AVDD		Analog VDD

Pin No.	Symbol	Equivalent circuit	Description
37	RO	AVDD o	
39	GO	37 39 41	Current output pins. Voltage output can be obtained by connecting a resistance.
41	во	AVss AVss	
36	RO	AVDD O	
38	GO	38 40	Inverted current output pin. Normally dropped to analog GND.
40	BO	AVss ీ	
47, 48	DVDD		Digital VDD

Electrical Characteristics


(fclk = 40MHz, Vdd = 5V, Rout = 200 Ω , Vref = 2.0V, Ta = 25°C)

Ite	m	Symbol	Measurement conditions	Min.	Тур.	Max.	Unit
Resolution		n			8		bit
Maximum conv	version speed	fmax				40	MSPS
Minimum conv	ersion speed	fmin		0.5			MHz
Linearity error		EL		-2.5		2.5	LSB
Differential line	earity error	Eb		-0.3		0.3	LSB
Full-scale outp	ut voltage	VFS		1.8	2.0	2.2	V
Full-scale outp	ut ratio *1	Fsr		0	1.5	3	%
Full-scale outp	out current	IFS			10	15	mA
Offset output v	oltage	Vos				1	mV
Power supply	current	IDD	14.3MHz, at COLOR BAR DATA input			48	mA
Digital input	High level	Іін				5	μA
current	Low level	lı∟		- 5			μA
Setup time		ts		5			ns
Hold time		tн		10			ns
Propagation delay time		tpD			10		ns
Glitch energy		GE	Rout = 75Ω		30		pV-s
Crosstalk		СТ	1MHz Sin WAVE output		57		dB

*1 Full-scale output ratio =
$$\left| \frac{\text{Full-scale voltage of channel}}{\text{Average of the full-scale voltage of the channels}} - 1 \right| \times 100 (\%)$$


Description of Operation

Timing Chart




I/O Chart (when full scale output voltage at 2.00V)

Input code	Output voltage
MSB LSB	
11111111	2.0V
: : : : : : : : : : : : : : : : : : : :	
10000000	1.0V
	0\/
	00




Application circuits shown are typical examples illustrating the operation of the devices. Sony cannot assume responsibility for any problems arising out of the use of these circuits or for any infringement of third party patent and other right due to same.




Setup Hold Time Glitch Energy


Test Circuit




Crosstalk Test Circuit



DC Characteristics Test Circuit



Propagation Delay Time Test Circuit



Notes on Operation

· How to select the output resistance

The CXD1178Q is a D/A converter of the current output type. To obtain the output voltage connect the resistance to IO pin (R0, G0, B0). For specifications we have;

Output full scale voltage VFS = less than 2.0 [V]

Output full scale current | IFS = less than 15 [mA]

Calculate the output resistance value from the relation of $V_{FS} = I_{FS} \times R$. Also, 16 times resistance of the output resistance is connected to reference current pin I_{REF} . In some cases, however, this turns out to be a value that does not actually exist. In such a case a value close to it can be used as a substitute. Here please note that V_{FS} becomes $V_{FS} = V_{REF} \times 16R/R'$. R is the resistance connected to IO while R' is connected to I_{REF} . Increasing the resistance value can curb power consumption. On the other hand glitch energy and data settling time will inversely increase. Set the most suitable value according to the desired application.

• Phase relation between data and clock


To obtain the expected performance as a D/A converter, it is necessary to set properly the phase relation between data and clock applied from the exterior. Be sure to satisfy the provisions of the setup time (ts) and hold time (th) as stipulated in the Electrical Characteristics.

• VDD, VSS


To reduce noise effects separate analog and digital systems in the device periphery. For V_{DD} pins, both digital and analog, bypass respective GNDs by using a ceramic capacitor of about $0.1\mu F$, as close as possible to the pin.

Example of Representative Characteristics


Output full scale voltage vs. Reference voltage




Giitch energy vs. Output resistance



Output full scale voltage vs. Ambient temperature




Crosstalk vs. Output frequency



Package Outline Unit: mm

48PIN QFP (PLASTIC)



PACKAGE STRUCTURE

SONY CODE	QFP-48P-L04
EIAJ CODE	*QFP048-P-1212-B
JEDEC CODE	

PACKAGE MATERIAL	EPOXY RESIN
LEAD TREATMENT	SOLDER / PALLADIUM PLATING
LEAD MATERIAL	COPPER / 42 ALLOY
PACKAGE WEIGHT	0.7g