

8-bit 40MSPS RGB 3-channel D/A Converter

Description


The CXD1178Q is an 8-bit high-speed D/A converter for video band use. It has an input/output equivalent to 3 channels of R, G and B. It is suitable for use of digital TV, graphic display, and others.

Features

- Resolution 8-bit
- Maximum conversion speed 40MSPS
- RGB 3-channel input/output
- Differential linearity error $\pm 0.3\text{LSB}$
- Low power consumption 240mW (200 Ω load at 2Vp-p output)
- Single 5V power supply
- Low glitch noise

Recommended Operating Conditions

- Supply voltage AVDD, AVSS 4.75 to 5.25 V
- DVDD, DVSS 4.75 to 5.25 V
- Reference input voltage VREF 2.0 V
- Clock pulse width TPW1 12.5 (Min.) ns
- TPW0 12.5 (Min.) ns
- Operating temperature Topr -20 to +75 °C




Structure

Silicon gate CMOS IC

Absolute Maximum Ratings (Ta = 25°C)


- Supply voltage VDD 7 V
- Input voltage VIN VDD to VSS V
- Output current (Every each channel) IOUT 0 to 15 mA
- Storage temperature Tstg -55 to +150 °C

Block Diagram



Sony reserves the right to change products and specifications without prior notice. This information does not convey any license by any implication or otherwise under any patents or other right. Application circuits shown, if any, are typical examples illustrating the operation of the devices. Sony cannot assume responsibility for any problems arising out of the use of these circuits.

Pin Configuration



Pin Description and I/O Pins Equivalent Circuit

| Pin No. | Symbol | Equivalent circuit | Description |
|----------|----------|--------------------|--|
| 1 to 8 | R0 to R7 | | Digital input |
| 9 to 16 | G0 to G7 | | |
| 17 to 24 | B0 to B7 | | |
| 25 | BLK | | Blanking pin. No signal at "H" (Output 0V). Output condition at "L". |
| 32 | VB | | Connect a capacitor of about 0.1μF. |

| Pin No. | Symbol | Equivalent circuit | Description |
|----------|------------------------|--------------------|---|
| 27 | RCK | | Clock pin. Moreover all input pins are TTL-CMOS compatible. |
| 28 | GCK | | |
| 29 | BCK | | |
| 30, 31 | DVSS | | Digital GND |
| 33 | AVSS | | Analog GND |
| 26 | $\overline{\text{CE}}$ | | Chip enable pin. No signal (Output 0V) at "H" and minimizes power consumption. |
| 35 | IREF | | Connect a resistance 16 times "16R" that of output resistance value "R". |
| 34 | VREF | | Set full scale output value. |
| 42 | VG | | Connect a capacitor of about 0.1 μ F. |
| 43 to 46 | AVDD | | Analog VDD |

| Pin No. | Symbol | Equivalent circuit | Description |
|---------|-----------------|--------------------|---|
| 37 | RO | | Current output pins. Voltage output can be obtained by connecting a resistance. |
| 39 | GO | | |
| 41 | BO | | |
| 36 | \overline{RO} | | Inverted current output pin. Normally dropped to analog GND. |
| 38 | \overline{GO} | | |
| 40 | \overline{BO} | | |
| 47, 48 | DVDD | | Digital VDD |


Electrical Characteristics

(fCLK = 40MHz, VDD = 5V, ROUT = 200Ω, VREF = 2.0V, Ta = 25°C)


| Item | Symbol | Measurement conditions | Min. | Typ. | Max. | Unit |
|------------------------------|-----------------|----------------------------------|------|------|------|------|
| Resolution | n | | | 8 | | bit |
| Maximum conversion speed | fMAX | | | | 40 | MSPS |
| Minimum conversion speed | fMIN | | 0.5 | | | MHz |
| Linearity error | EL | | -2.5 | | 2.5 | LSB |
| Differential linearity error | ED | | -0.3 | | 0.3 | LSB |
| Full-scale output voltage | VFS | | 1.8 | 2.0 | 2.2 | V |
| Full-scale output ratio *1 | F _{SR} | | 0 | 1.5 | 3 | % |
| Full-scale output current | I _{FS} | | | 10 | 15 | mA |
| Offset output voltage | V _{OS} | | | | 1 | mV |
| Power supply current | I _{DD} | 14.3MHz, at COLOR BAR DATA input | | | 48 | mA |
| Digital input current | High level | I _{IH} | | | 5 | μA |
| | Low level | I _{IL} | -5 | | | μA |
| Setup time | t _s | | 5 | | | ns |
| Hold time | t _H | | 10 | | | ns |
| Propagation delay time | t _{PD} | | | 10 | | ns |
| Glitch energy | GE | Rout = 75Ω | | 30 | | pV-s |
| Crosstalk | CT | 1MHz Sin WAVE output | | 57 | | dB |

$$*1 \text{ Full-scale output ratio} = \left| \frac{\text{Full-scale voltage of channel}}{\text{Average of the full-scale voltage of the channels}} - 1 \right| \times 100 (\%)$$


Maximum Conversion Velocity Test Circuit




**Setup Hold Time
Glitch Energy Test Circuit**




Crosstalk Test Circuit



DC Characteristics Test Circuit



Propagation Delay Time Test Circuit



Notes on Operation

- How to select the output resistance

The CXD1178Q is a D/A converter of the current output type. To obtain the output voltage connect the resistance to IO pin (R0, G0, B0). For specifications we have;

Output full scale voltage $V_{FS} = \text{less than } 2.0 \text{ [V]}$

Output full scale current $I_{FS} = \text{less than } 15 \text{ [mA]}$

Calculate the output resistance value from the relation of $V_{FS} = I_{FS} \times R$. Also, 16 times resistance of the output resistance is connected to reference current pin I_{REF} . In some cases, however, this turns out to be a value that does not actually exist. In such a case a value close to it can be used as a substitute. Here please note that V_{FS} becomes $V_{FS} = V_{REF} \times 16R/R'$. R is the resistance connected to IO while R' is connected to I_{REF} . Increasing the resistance value can curb power consumption. On the other hand glitch energy and data settling time will inversely increase. Set the most suitable value according to the desired application.

- Phase relation between data and clock


To obtain the expected performance as a D/A converter, it is necessary to set properly the phase relation between data and clock applied from the exterior. Be sure to satisfy the provisions of the setup time (t_s) and hold time (t_H) as stipulated in the Electrical Characteristics.

- V_{DD} , V_{SS}


To reduce noise effects separate analog and digital systems in the device periphery. For V_{DD} pins, both digital and analog, bypass respective GNDs by using a ceramic capacitor of about $0.1\mu\text{F}$, as close as possible to the pin.

Example of Representative Characteristics


Output full scale voltage vs. Reference voltage




Glitch energy vs. Output resistance



Output full scale voltage vs. Ambient temperature




Crosstalk vs. Output frequency



Package Outline

Unit: mm

48PIN QFP (PLASTIC)



PACKAGE STRUCTURE

| | |
|------------|------------------|
| SONY CODE | QFP-48P-L04 |
| EIAJ CODE | *QFP048-P-1212-B |
| JEDEC CODE | — |

| | |
|------------------|----------------------------|
| PACKAGE MATERIAL | EPOXY RESIN |
| LEAD TREATMENT | SOLDER / PALLADIUM PLATING |
| LEAD MATERIAL | COPPER / 42 ALLOY |
| PACKAGE WEIGHT | 0.7g |