

CLC520 Amplifier with Voltage Controlled Gain, AGC +Amp

Check for Samples: [CLC520](#)


FEATURES

- 160MHz, -3dB bandwidth
- 2000V/ μ sec slew rate
- 0.04% signal nonlinearity at 4V_{PP} output
- -43dB feedthrough at 30MHz
- User adjustable gain range
- Differential voltage input and single-ended voltage output

APPLICATIONS

- Wide bandwidth AGC systems
- Automatic signal leveling
- Video signal processing
- Voltage controlled filters
- Differential amplifier
- Amplitude modulation

Figure 1. Gain vs. V_g



DESCRIPTION

The CLC520 is a wideband DC-coupled amplifier with voltage controlled gain (AGC). The amplifier has a high impedance, differential signal input; a high bandwidth, gain control input; and a single-ended voltage output. Signal channel performance is outstanding with 160MHz small signal bandwidth, 0.5 degree linear phase deviation (to 60MHz) and 0.04% signal nonlinearity at 4V_{PP} output.

Gain control is very flexible and easy to use. Maximum gain may be set over a nominal range of 2 to 100 with one external resistor. In addition, the gain control input provides more than 40dB of voltage controlled gain adjustment from the maximum gain setting. For example, a CLC520 may be set for a maximum gain of 2 (or 6dB) for a voltage controlled gain range from 40dB to less than 34dB. Alternatively, the CLC520 could be set for a maximum gain of 100 or (40dB) for a voltage controlled gain range from 40dB to less than 0dB.

The gain control bandwidth of 100MHz is superb for AGC/ALC loop stabilization. And since the gain is minimum with a zero volt input and maximum with a +2 volt input, driving the control input is easy.

Finally, the CLC520 differential inputs, and ground referenced voltage output take the trouble out of designing DC-coupled AGC circuits for display normalizers; signal leveling automatic circuits; etc.

Enhanced Solutions (Military/Aerospace)

SMD Number: 5962-91694

Space level versions also available.

For more information, visit <http://www.national.com/mil>



Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.

All trademarks are the property of their respective owners.





Figure 2. Gain vs. V_g

Connection Diagram



**Figure 3. Pinout
DIP & SOIC**



These devices have limited built-in ESD protection. The leads should be shorted together or the device placed in conductive foam during storage or handling to prevent electrostatic damage to the MOS gates.

Absolute Maximum Ratings ⁽¹⁾

Supply Voltage (V_{CC})	$\pm 7V$
I_{OUT} Output is short circuit protected to ground, but maximum reliability will be maintained if I_{OUT} does not exceed...	60mA
Common Mode Input Voltage	$\pm V_{CC}$
V_{IN} Differential Input Voltage	10V
V_g Differential Input Voltage	$\pm V_{CC}$
V_{ref} Differential Input Voltage	$\pm V_{CC}$
Junction Temperature	+150°C
Operating Temperature Range	-40°C to +85°C
Storage Temperature Range	-65°C to +150°C
Lead Solder Duration (+300°C)	10 sec
ESD (human body model)	500V

- (1) "Absolute Maximum Ratings" are those values beyond which the safety of the device cannot be guaranteed. They are not meant to imply that the devices should be operated at these limits. The table of "Electrical Characteristics" specifies conditions of device operation.

Operating Ratings

Thermal Resistance		
Package	(θ_{JC})	(θ_{JA})
MDIP	55°C/W	105°C/W
SOIC	45°C/W	120°C/W

Electrical Characteristics

$A_V = +10$, $V_{CC} = \pm 5V$, $R_L = 100\Omega$, $R_f = 1k\Omega$, $R_g = 182\Omega$, $V_g = +2V$; unless specified

Symbol	Parameter	Conditions	Typ	Max/Min ⁽¹⁾				Units
Ambient Temperature		CLC520AJ	+25°C	-40°C	+25°C	+85°C		
Frequency Domain Response								
SSBW	-3dB Bandwidth	$V_{OUT} < 0.5V_{PP}$	160	>110	>120	>120	MHz	
SSBW		$V_{OUT} < 0.5V_{PP}$ (AJE only)	140	>90	>100	>100	MHz	
LSBW		$V_{OUT} < 4.0V_{PP}$	140	>85	>100	>100	MHz	
	-3dB Bandwidth	$V_{OUT} < 0.5V_{PP}$						
SBWC	Gain Control Channel	$V_{IN} = +0.2V$, $V_g = +1V_{DC}$	100	>80	>80	>80	MHz	
	Gain Flatness	$V_{OUT} < 0.5V_{PP}$						
GFPL	Peaking	0.1MHz to 30MHz	0	<0.4	<0.3	<0.4	dB	
GFPH	Peaking	0.1MHz to 20MHz	0	<0.7	<0.5	<0.7	dB	
GFRL	Rolloff	0.1MHz to 30MHz	0.1	<0.4	<0.3	<0.4	dB	
GFRH	Rolloff	0.1MHz to 60MHz	0.5	<1.3	<1	<1.3	dB	
LPD	Linear Phase Deviation	0.1MHz to 60MHz	0.5	<1.2	<1	<1.2	deg	
FDTH	Feedthrough	$V_g = 0V$, $V_{IN} = -22dBm$	-38	<-31	<-31	<-31	dB	
TRS	Rise and Fall Time	0.5V Step	2.5	<3.7	<3	<3	ns	
TRL		4.0V Step	3.7	<5	<5	<5	ns	
TS	Settling Time to $\pm 0.1\%$	2.0V Step	12	<18	<18	<18	ns	
OS	Overshoot	0.5V Step	0	<15	<15	<15	%	
SR	Slew Rate	4V Step	2000	>1450	>1450	>1450	V/ μ sec	
HD2	2nd Harmonic Distortion	$2V_{PP}$, 20MHz	-47	<-40	<-40	<-35	dBc	
HD3	3rd Harmonic Distortion	$2V_{PP}$, 20MHz	-60	<-50	<-50	<-45	dBc	
	Equivalent Output Noise	(± 10 for input noise) ⁽²⁾						
SNF	Noise floor	1MHz to 200MHz	-132	<-130	<-130	<-129	dBm (1Hz)	
INV	Integrated noise	1MHz to 200MHz	800	<1000	<1000	<1100	μ V	
DG	Differential Gain ⁽³⁾	at 3.58MHz	0.15				%	
DP	Differential Phase ⁽³⁾	at 3.58MHz	0.15				deg	
Static, DC Performance								
SGNL	Integral Signal Nonlinearity	$V_{OUT} = 4V_{PP}$	0.04	<0.1	<0.1	<0.2	%	
	Gain Accuracy	$R_f = 1k\Omega$, $R_g = 182\Omega$						
GACCU	For Nominal Max Gain = 20dB		± 0	< ± 1.0	< ± 0.5	< ± 0.5	dB	
VOS	Output Offset Voltage ⁽⁴⁾		40	<150	<120	<150	mV	
DVOS	Average Temperature Coefficient		100	<400	-	<300	μ V/ $^{\circ}$ C	
IB	Input Bias Current ⁽⁴⁾		12	<61	<28	<28	μ A	
DIB	Average Temperature Coefficient		100	<415	-	<165	nA/ $^{\circ}$ C	
IOS	Input Offset Current		0.5	<4	<2	<2	μ A	
DIOS	Average Temperature Coefficient		5	<40	-	<20	nA/ $^{\circ}$ C	
PSS	Power Supply Sensitivity	Output Referred DC	10	<28	<28	<28	mV/V	
CMRR	Common Mode Rejection Ratio	Input Referred	70	>59	>59	>59	dB	
ICC	Supply Current ⁽⁴⁾	No Load	28	<38	<38	<38	mA	
RIN	V_{IN} Signal Input	Resistance	200	>50	>100	>100	k Ω	
CIN		Capacitance	1	<2	<2	<2	pF	

(1) Max/min ratings are based on product characterization and simulation. Individual parameters are tested as noted. Outgoing quality levels are determined from tested parameters.

(2) Measured at $A_{VMAX} = 10$, $V_g = +2V$

(3) Differential gain and phase are measured at: $A_V = +20$, $V_g = +2V$, $R_L = 150\Omega$, $R_f = 2k\Omega$, $R_g = 182\Omega$, equivalent video signal of 0-100 IRE with 40 IRE_{PP} at 3.58 MHz.

(4) AJ-level: spec. is 100% tested at +25°C.


Electrical Characteristics (continued)
 $A_V = +10$, $V_{CC} = \pm 5V$, $R_L = 100\Omega$, $R_f = 1k\Omega$, $R_g = 182\Omega$, $V_g = +2V$; unless specified

Symbol	Parameter	Conditions	Typ	Max/Min ⁽¹⁾			Units
DMIR	V_{IN} Differential Voltage Range	$R_g = 182\Omega$ only	± 280	± 250	± 250	± 210	mV
CMIR	Common Mode Voltage Range		± 2.2	$> \pm 1.4$	$> \pm 2$	$> \pm 2$	V
RINC	V_g Control Input	Resistance	750	> 535	> 600	> 600	Ω
CINC		Capacitance	1	< 2	< 2	< 2	pF
VGHI	V_g Input Voltage	For Max Gain	1.6	< 2	< 2	< 2	k Ω
VGLO		For Min Gain	0.4	> 0	> 0	> 0	V
RO	Output Impedance	At DC	0.1	< 0.3	< 0.2	< 0.2	Ω
VO	Output Voltage Range	No Load	± 3.5	$> \pm 3$	$> \pm 3.2$	$> \pm 3.2$	V
IO	Output Current		± 60	$> \pm 35$	$> \pm 50$	$> \pm 50$	mA


Typical Performance Characteristics

($T_A = 25^\circ\text{C}$, $A_V = +10$, $V_{CC} = \pm 5\text{V}$, $R_L = 100\Omega$, $R_f = 1\text{k}\Omega$, $R_g = 182\Omega$, $V_g = +2\text{V}$)


Frequency Response, $A_{VMAX} = \pm 2$




Frequency Response, $A_{VMAX} = \pm 10$



Frequency Response, $A_{VMAX} = \pm 100$




Large Signal Frequency Response




Small Signal Gain

vs.

R_f




2nd Harmonic Distortion




2nd and 3rd Harmonic Distortion

vs.

V_g




3rd Harmonic Distortion



Gain

vs.


V_g



Gain

vs.


V_g




Typical Performance Characteristics (continued)

($T_A = 25^\circ\text{C}$, $A_V = +10$, $V_{CC} = \pm 5\text{V}$, $R_L = 100\Omega$, $R_f = 1\text{k}\Omega$, $R_g = 182\Omega$, $V_g = +2\text{V}$)


Large and Small Signal Pulse Response




Settling Time, $V_g = 1.2\text{V}$




Settling Time, $V_g = 2\text{V}$




Long-Term Settling Time




Settling Time vs. Capacitive Load, $A_{VMAX} = \pm 10$




Gain Control Settling Time




Gain Control Channel Feedthrough




CMRR



Differential Gain and Phase




PSRR



Typical Performance Characteristics (continued)

($T_A = 25^\circ\text{C}$, $A_V = +10$, $V_{CC} = \pm 5\text{V}$, $R_L = 100\Omega$, $R_f = 1\text{k}\Omega$, $R_g = 182\Omega$, $V_g = +2\text{V}$)



Application Information




Figure 4. CLC520 Simplified Schematic

Simplified Circuit Description

A simplified schematic for the CLC520 is given in [Figure 4](#). $+V_{IN}$ and $-V_{IN}$ are buffered with closed-loop voltage followers inducing a signal current in R_g proportional to $(+V_{IN}) - (-V_{IN})$, the differential input voltage. This current controls a current source which supplies two well matched transistors, Q_1 and Q_2 .

The current flowing through Q2 is converted to the final output voltage using R_f and output amplifier, U1. By changing the fraction of the signal current I which flows through Q2 the gain is changed. This is done by changing the voltage applied differentially to the bases of Q1 and Q2. For example, with $V_g = 0$, Q1 is on and Q2 is off. With zero signal current of flowing through Q2 into R_f , the CLC520 is set to minimum gain. Conversely, with $V_g = 2V$, Q1 is off and all of the signal current I flows through Q2 to R_f producing maximum gain. With V_g set to 1.1V, the bases of Q1 and Q2 are set to approximately the same voltage, causing their collector currents to equally divide the signal current I , and establish the gain at one half the maximum gain.

Typical application circuit

Figure 5 illustrates a voltage-controlled gain block offering broadband performance in a 50Ω system environment. The input signal is applied to pin 3 of the CLC520 and terminating resistor R2. Gain control signals are applied to pin 2. The net gain control port input impedance is 50Ω, set by the parallel combination of R1 and the 750Ω input impedance of pin 2 of the CLC520. R_f is set to the standard value, 1kΩ, and R_g sets the maximum voltage gain to 10V/V. Output impedance is set by R_o to 50Ω so with 50Ω source and load terminations, the gain is approximately 14dB.





Figure 5. CLC520 Typical Application Circuit

Capacitors C1-C6 provide broadband power supply bypassing. C2 and C5 should be tantalum capacitors. All other capacitors should be high quality ceramic capacitors (CK-05 or equivalent).

Adjusting offset

Offset can be broken into two parts; an input-referred term and an output-referred term. The input-referred offset shows up as a variation in output voltage as V_g is changed. This can be trimmed using the circuit in Figure 6 by placing a low frequency square wave ($V_{IN} = 0$ to 2V, into V_g with $V_{IN} = 0V$, the input referred V_{os} term shows up as a small square wave riding a DC value. Adjust R_1 to null the V_{os} square wave term to zero. After adjusting the input-referred offset, adjust R_2 (with $V_{IN} = 0$, $V_g = 0$) until V_{OUT} is zero. Finally, for inverting applications V_{IN} may be applied to pin 6 and the offset adjustment to pin 3. This offset trim does not improve output offset temperature coefficient.



**Figure 6. CLC520 Offset Adjustment Circuitry
(other external elements not shown)**

Selecting component values

Most applications of the CLC520 adjust the gain to maximize the V_{OUT} signal. When referred back to the input, this means the input signal, signal-to-noise ratio is maximized. The maximum allowed input amplitude and from system specifications, using maximum required gain R_f and R_g can be calculated.

The output stage op amp is a current-feedback type amplifier optimized for $R_f = 1\text{ k}\Omega$. R_g can then be computed as:

$$R_g = \frac{R_f \times 1.85}{A_{Vmax}} - 3.0\Omega \quad \text{with } R_f = 1\text{ k}\Omega \quad (1)$$

To determine whether the maximum input amplitude will overdrive the CLC520, compute:

$$V_{dmax} = (R_g + 3.0\Omega) \cdot 0.00135$$

the maximum differential input voltage for linear operation. If the maximum input amplitude exceeds the above V_{dmax} limit, then CLC520 should either be moved to a location in the signal chain where input amplitudes are reduced, or the CLC520 gain A_{VMAX} should be reduced or the values for R_g and R_f should be increased. The overall system performance impact is different based on the choice made.

If the input amplitude is reduced, recompute the impact on signal-to-noise ratio. If A_{VMAX} is reduced,




Figure 7. CLC520 Noise Model

Post CLC520 amplifier gain, should be increased, or another gain stage added to make up for reduced system gain..

To increase R_g and R_f , where $V_{dmax} = (+V_{IN}) - (-V_{IN})$ the largest expected peak differential input voltage. Compute the lowest acceptable value for R_g :

$$R_g > 740 \cdot V_{dmax} - 3\Omega$$

Operating with R_g larger than this value insures linear operation of the input buffers.

R_f may be computed from selected R_g and A_{VMAX} :

$$R_f = \frac{A_{Vmax} \times (R_g + 3.0\Omega)}{1.85} \quad (2)$$

R_f should be $\geq 1k\Omega$ for overall best performance, however $R_f < 1k\Omega$ can be implemented if necessary using a loop gain reducing resistor to ground on the inverting summing node of the output amplifier (see application note QA-13 for details).

Printed Circuit Layout

A good high frequency PCB layout including ground plane construction and power supply bypassing close to the package are critical to achieving full performance. The amplifier is sensitive to stray capacitance to ground at the Inverting-input (pin12); keep node trace area small. Shunt capacitance across the feedback resistor should not be used to compensate for this effect.

For best performance at low maximum gains ($A_{VMAX} < 10$) R_g and R_f connections should be treated in a similar fashion. Capacitance to ground should be minimized by removing the ground plane from under the resistor of R_g .

Parasitic or load capacitance directly on the output (pin 10) degrades phase margin leading to frequency response peaking. A small series resistor before this capacitance, effectively reduces this effect (see Settling Time vs. Capacitive Load).

Precision buffed resistors (PRP8351 series from Precision Resistive Products) must be used for R_f for rated performance. Precision buffed resistors are suggested for R_g for low gain settings ($A_{VMAX} < 10$). Carbon composition resistors and RN55D metal-film resistors may be used with reduced performance.

Evaluation PC boards (part no. 730021) for the CLC520 are available.

Predicting the output noise

Seven noise sources (e_n , i_n , i_i , i_{io} , i_{no} , e_{no} , E_{core}) are used to model the CLC520 noise performance (Figure 7). e_n , i_n , and i_i model the equivalent input noise terms for the input buffer while i_{io} , i_{no} , and e_{no} model the noise terms for the output buffer. To simplify the model e_n includes the effect of resistor R_g (see Figure 8 for e_n vs. R_g). To simplify the model further, R_{bias} is assumed noiseless and its noise contribution is included in i_{io} .

An additional term E_{core} mimics the active device noise contribution from the Gilbert multiplier core. Core noise is theoretically zero when the multiplier is set to maximum gain or zero gain ($V_g > 1.6V$ or $V_g < 0.63V$ respectively at room temperature) and reaches a maximum of $37nV/\sqrt{Hz}$ at $A_{VMAX}/2$.




Figure 8. Equivalent Input Noise Voltage (e_n) vs. R_g

$$E_{ot}^2 = (i_{io} \cdot 1k\Omega)^2 + 4kT(1k\Omega) + [e_{no} (1 + \frac{1k\Omega}{5k\Omega})]^2 \quad (4)$$

i_{no} does not contribute to the output buffer noise because the output buffer non-inverting input is grounded.

The core noise is already output referred and is $37nV/\sqrt{Hz}$ at $V_g = 1.1$ ($A_{VMAX}/2$) and approaches zero as A goes to 0 or A_{VMAX} . Summing the noise power for each term gives the total output noise power.

The total output noise voltage is given by:

$$E_{TOTAL}^2 = E_{it}^2 A_V^2 + E_{ot}^2 + C E_{Core}^2 \quad (5)$$

Where A_V is the input to output voltage gain, which varies with V_g .

C accounts for the variation in core noise contribution as V_g is adjusted. $C=1$ when gain A_V is $A_{VMAX}/2$. C is zero at A_{VMAX} and $A_V = 0$ and varies between 0 and 1 for all other values.

Using these equations, total calculated output noise for the circuit was $20nV/\sqrt{Hz}$ at minimum gain, $49nV/\sqrt{Hz}$ at mid-gain, and $53nV/\sqrt{Hz}$ at maximum gain.




Figure 11. Automatic Gain Control (AGC) Loop

AGC circuits

Figure 11 shows a typical AGC circuit. The CLC520 is followed up with a CLC401 for higher overall gain. The output of the CLC401 is rectified and fed to an inverting integrator using a CLC420 (wideband voltage feedback op amp). When the output voltage, V_{OUT} , is too large the integrator output voltage ramps down reducing the net gain of the CLC520 and V_{OUT} . If the output voltage is too small, the integrator ramps up increasing the net gain and the output voltage. Actual output level is set with R_1 . To prevent shifts in DC output voltage with DC changes in input signal level, trim pot R_2 is provided. AGC circuits are always limited in the range of input signals over which constant output level can be maintained. In this circuit, we would expect that reasonable AGC action could be maintained over the gain adjustment range of the CLC520 (at least 40dB). In practice, rectifier dynamic range limits reduce this slightly.

Evaluation Board

Evaluation PC boards (part number 730029 for through-hole and 730023 for SOIC) for the CLC520 are available.

IMPORTANT NOTICE

Texas Instruments Incorporated and its subsidiaries (TI) reserve the right to make corrections, enhancements, improvements and other changes to its semiconductor products and services per JESD46, latest issue, and to discontinue any product or service per JESD48, latest issue. Buyers should obtain the latest relevant information before placing orders and should verify that such information is current and complete. All semiconductor products (also referred to herein as "components") are sold subject to TI's terms and conditions of sale supplied at the time of order acknowledgment.

TI warrants performance of its components to the specifications applicable at the time of sale, in accordance with the warranty in TI's terms and conditions of sale of semiconductor products. Testing and other quality control techniques are used to the extent TI deems necessary to support this warranty. Except where mandated by applicable law, testing of all parameters of each component is not necessarily performed.

TI assumes no liability for applications assistance or the design of Buyers' products. Buyers are responsible for their products and applications using TI components. To minimize the risks associated with Buyers' products and applications, Buyers should provide adequate design and operating safeguards.

TI does not warrant or represent that any license, either express or implied, is granted under any patent right, copyright, mask work right, or other intellectual property right relating to any combination, machine, or process in which TI components or services are used. Information published by TI regarding third-party products or services does not constitute a license to use such products or services or a warranty or endorsement thereof. Use of such information may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI.

Reproduction of significant portions of TI information in TI data books or data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. TI is not responsible or liable for such altered documentation. Information of third parties may be subject to additional restrictions.

Resale of TI components or services with statements different from or beyond the parameters stated by TI for that component or service voids all express and any implied warranties for the associated TI component or service and is an unfair and deceptive business practice. TI is not responsible or liable for any such statements.

Buyer acknowledges and agrees that it is solely responsible for compliance with all legal, regulatory and safety-related requirements concerning its products, and any use of TI components in its applications, notwithstanding any applications-related information or support that may be provided by TI. Buyer represents and agrees that it has all the necessary expertise to create and implement safeguards which anticipate dangerous consequences of failures, monitor failures and their consequences, lessen the likelihood of failures that might cause harm and take appropriate remedial actions. Buyer will fully indemnify TI and its representatives against any damages arising out of the use of any TI components in safety-critical applications.

In some cases, TI components may be promoted specifically to facilitate safety-related applications. With such components, TI's goal is to help enable customers to design and create their own end-product solutions that meet applicable functional safety standards and requirements. Nonetheless, such components are subject to these terms.

No TI components are authorized for use in FDA Class III (or similar life-critical medical equipment) unless authorized officers of the parties have executed a special agreement specifically governing such use.

Only those TI components which TI has specifically designated as military grade or "enhanced plastic" are designed and intended for use in military/aerospace applications or environments. Buyer acknowledges and agrees that any military or aerospace use of TI components which have **not** been so designated is solely at the Buyer's risk, and that Buyer is solely responsible for compliance with all legal and regulatory requirements in connection with such use.

TI has specifically designated certain components which meet ISO/TS16949 requirements, mainly for automotive use. Components which have not been so designated are neither designed nor intended for automotive use; and TI will not be responsible for any failure of such components to meet such requirements.

Products

Audio	www.ti.com/audio
Amplifiers	amplifier.ti.com
Data Converters	dataconverter.ti.com
DLP® Products	www.dlp.com
DSP	dsp.ti.com
Clocks and Timers	www.ti.com/clocks
Interface	interface.ti.com
Logic	logic.ti.com
Power Mgmt	power.ti.com
Microcontrollers	microcontroller.ti.com
RFID	www.ti-rfid.com
OMAP Applications Processors	www.ti.com/omap
Wireless Connectivity	www.ti.com/wirelessconnectivity

Applications

Automotive and Transportation	www.ti.com/automotive
Communications and Telecom	www.ti.com/communications
Computers and Peripherals	www.ti.com/computers
Consumer Electronics	www.ti.com/consumer-apps
Energy and Lighting	www.ti.com/energy
Industrial	www.ti.com/industrial
Medical	www.ti.com/medical
Security	www.ti.com/security
Space, Avionics and Defense	www.ti.com/space-avionics-defense
Video and Imaging	www.ti.com/video

TI E2E Community

e2e.ti.com