

**0.5 Micron CMOS Pad Library
Datasheets
AMI500HXP 5.0 Volt
Section 4
Revision 1.1**

Input Drive Pieces

Name	Description	Page
IDCI3	Inverting, CMOS-level input buffer piece	4-5
IDCR0	Non-buffered, resistive analog interface input piece with ESD protection	4-6
IDCS3	Non-inverting, CMOS-level Schmitt trigger input buffer piece	4-7
IDCXx	Family of non-inverting, CMOS-level input buffer pieces	4-8
IDPX3	Non-inverting, PCI-level input buffer piece	4-9
IDQC0	Non-buffered, resistive crystal oscillator input receiver piece with ESD protection	4-10
IDQC3	Crystal oscillator input receiver pad piece with a non-inverting, CMOS-level input	4-11
IDQS3	Crystal oscillator input receiver pad piece	4-13
IDTS3	Non-inverting, TTL-level Schmitt input buffer piece	4-15
IDTXx	Family of non-inverting, TTL-level input buffer piece	4-16

Pull Pieces

PLD3	Active pull-down buffer piece	4-52
PLP3	programmable pull-up/pull-down buffer piece	4-53
PLU3	Active pull-up buffer piece	4-54

Output Drive Pieces

ODCHXE12	12 mA non-inverting, CMOS-level, tristate output piece with active low enable outputs	4-17
ODCHXX12	12 mA non-inverting, CMOS-level output piece	4-18
ODCSIPxx	Family of 4 to 12 mA, inverting, CMOS-level output pieces with P-channel open-drains (pull-up) and controlled slew rate outputs	4-19
ODCSXExx	Family of 4 to 12 mA, non-inverting, CMOS-level, tristate output pieces with active low enables and controlled slew rate outputs	4-21
ODCSXXxx	Family of 4 to 12 mA, non-inverting, CMOS-level, output pieces w/slew rate outputs	4-23
ODCXIPxx	Family of 1 to 12 mA, inverting, CMOS-level, output pieces w/P-channel, open-drains (pull-up)	4-25
ODCXExx	Family of 1 to 12 mA, non-inverting, CMOS-level, tristate output w/active low enables	4-27
ODCXXXxx	Family of 1 to 12 mA, non-inverting, CMOS-level output pieces	4-29
ODTHXE12	High performance, 12 mA, non-inverting, LVTTTL-level, tristate output buffer piece	4-38
ODTHXX12	High performance, 12 mA, non-inverting, LVTTTL-level output buffer piece	4-39
ODTSXExx	Family of 4 to 12 mA, non-inverting, LVTTTL-level, tristate w/ slew output buffer pieces	4-40
ODTSXNxx	Family of 4 to 12 mA, non-inverting, LVTTTL-level, open drain w/ slew output buffer pieces	4-42
ODTSXXxx	Family of 4 to 12 mA, non-inverting, LVTTTL-level, tristate w/ slew output buffer pieces	4-44
ODTXXExx	Family of 1 to 12 mA, non-inverting, LVTTTL-level, tristate output buffer pieces	4-46
ODTXXNxx	Family of 1 to 12 mA, non-inverting, LVTTTL-level, open drain output buffer pieces	4-48
ODTXXXxx	Family of 1 to 12 mA, non-inverting, LVTTTL-level, output buffer pieces	4-50

Selection Guide



AMI500HXP 0.5 micron CMOS Pad Library

Power Pad Cells

Name	Description	Page
PWRPAD	Generic power pad	4-55
GNDPAD	Generic ground pad	4-56

Special Pad Cells


ODQFE01M	Fundamental mode, enabled crystal oscillator output for frequency range of 32 kHz - 1 MHz	4-31
ODQFE20M	Fundamental mode, enabled crystal oscillator output for frequency range of 1 MHz - 20 MHz	4-33
ODQTE60M	Third-overtone mode, enabled crystal oscillator output for frequency range of 20 - 60 MHz	4-35
ODQXXX00	Non-buffered, resistive analog crystal oscillator output pad piece with ESD protection	4-37
SHFTOUT	Mixed voltage single output for level-shifting from a 3.3 V core to a 5.0 V pad	4-57
SHFTOUTT	Mixed voltage dual output for level-shifting from a 3.3 V core to a 5.0 V pad	4-58

Pad
Logic

DATASHEETS

Description

IDCI3 is an inverting, CMOS-level input buffer piece.

Logic Symbol	Truth Table	Pin Loading										
	<table border="1"> <thead> <tr> <th>PADM</th> <th>QC</th> </tr> </thead> <tbody> <tr> <td>L</td> <td>H</td> </tr> <tr> <td>H</td> <td>L</td> </tr> </tbody> </table>	PADM	QC	L	H	H	L	<table border="1"> <thead> <tr> <th></th> <th>Load</th> </tr> </thead> <tbody> <tr> <td>PADM</td> <td>5.80 pF</td> </tr> </tbody> </table>		Load	PADM	5.80 pF
PADM	QC											
L	H											
H	L											
	Load											
PADM	5.80 pF											

HDL Syntax

Verilog IDCI3 *inst_name* (QC, PADM);

VHDL..... *inst_name*: IDCI3 port map (QC, PADM);

Power Characteristics

Parameter	Value	Units
Static I_{DD} ($T_J = 85^\circ\text{C}$)	20.149	nA
EQL_{pd}	12.1	Eq-load

See page 2-13 for power equation.

Propagation Delays

Conditions: $T_J = 25^\circ\text{C}$, $V_{DD} = 5.0\text{V}$, Typical Process

From	Delay (ns)	To	Parameter	Number of Equivalent Loads				
				1	11	22	32	43 (max)
PADM		QC	t_{PLH}	0.589	0.680	0.769	0.845	0.925
			t_{PHL}	0.767	0.872	0.980	1.076	1.179

Delay will vary with input conditions. See page 2-15 for interconnect estimates.

AMI500HXP 0.5 micron CMOS Pad Library

Description

IDCR0 is a non-buffered, resistive analog interface input piece with ESD protection.

Logic Symbol	Truth Table	Pin Loading										
	<table border="1"> <thead> <tr> <th>PADM</th> <th>QC</th> </tr> </thead> <tbody> <tr> <td>L</td> <td>L</td> </tr> <tr> <td>H</td> <td>H</td> </tr> </tbody> </table>	PADM	QC	L	L	H	H	<table border="1"> <thead> <tr> <th></th> <th>Load</th> </tr> </thead> <tbody> <tr> <td>PADM</td> <td>5.80 pF</td> </tr> </tbody> </table>		Load	PADM	5.80 pF
PADM	QC											
L	L											
H	H											
	Load											
PADM	5.80 pF											

HDL Syntax

Verilog IDCR0 *inst_name* (QC, PADM);
 VHDL *inst_name*: IDCR0 port map (QC, PADM);

Power Characteristics

Parameter	Value	Units
Static I_{DD} ($T_J = 85^\circ\text{C}$)	5.488	nA
EQL_{pd}	1.4	Eq-load

See page 2-13 for power equation.

Note: This special purpose, "resistive input" pad is not intended for use as a general input pad.

Pad Logic

AMI500HXP 0.5 micron CMOS Pad Library

Description

IDCS3 is a non-inverting, CMOS-level Schmitt trigger input buffer piece with voltage hysteresis.

Logic Symbol	Truth Table	Pin Loading										
	<table border="1"> <thead> <tr> <th>PADM</th> <th>QC</th> </tr> </thead> <tbody> <tr> <td>L</td> <td>L</td> </tr> <tr> <td>H</td> <td>H</td> </tr> </tbody> </table>	PADM	QC	L	L	H	H	<table border="1"> <thead> <tr> <th></th> <th>Load</th> </tr> </thead> <tbody> <tr> <td>PADM</td> <td>5.80 pF</td> </tr> </tbody> </table>		Load	PADM	5.80 pF
PADM	QC											
L	L											
H	H											
	Load											
PADM	5.80 pF											

HDL Syntax

Verilog IDCS3 *inst_name* (QC, PADM);
 VHDL..... *inst_name*: IDCS3 port map (QC, PADM);

Power Characteristics

Parameter	Value	Units
Static I _{DD} (T _J = 85°C)	19.590	nA
EQL _{pd}	16.3	Eq-load

See page 2-13 for power equation.

Propagation Delays

Conditions: T_J = 25°C, V_{DD} = 5.0V, Typical Process

From	Delay (ns)	To	Parameter	Number of Equivalent Loads				
				1	11	22	32	43 (max)
PADM		QC	t _{PLH}	1.470	1.584	1.683	1.762	1.839
			t _{PHL}	1.000	1.165	1.271	1.349	1.422

Delay will vary with input conditions. See page 2-15 for interconnect estimates.

Pad Logic

AMI500HXP 0.5 micron CMOS Pad Library

Description

IDCXx is a family of non-inverting, CMOS-level input buffer pieces.

Logic Symbol	Truth Table						
	<table border="1"> <thead> <tr> <th>PADM</th> <th>QC</th> </tr> </thead> <tbody> <tr> <td>L</td> <td>L</td> </tr> <tr> <td>H</td> <td>H</td> </tr> </tbody> </table>	PADM	QC	L	L	H	H
PADM	QC						
L	L						
H	H						

HDL Syntax

Verilog IDCXx *inst_name* (QC, PADM);

VHDL..... *inst_name*: IDCXx port map (QC, PADM);

Pin Loading

Pin Name	Load	
	IDCX3	IDCX6
PADM (pF)	5.80	5.80

Power Characteristics

Cell	Equivalent Gates	Power Characteristics ^a	
		Static I _{DD} (T _J = 85°C) (nA)	EQL _{pd} (Eq-load)
IDCX3	0.0	19.459	9.8
IDCX6	0.0	22.384	17.4

a. See page 2-13 for power equation.

Propagation Delays (ns)

Conditions: T_J = 25°C, V_{DD} = 5.0V, Typical Process

IDCX3	Number of Equivalent Loads		1	11	22	32	43 (max)
	From: PADM To: QC	t _{PLH}	0.762	0.856	0.953	1.037	1.128
		t _{PHL}	0.583	0.686	0.798	0.894	0.992
IDCX6	Number of Equivalent Loads		1	11	22	32	43 (max)
	From: PADM To: QC	t _{PLH}	0.628	0.669	0.723	0.776	0.838
		t _{PHL}	0.527	0.642	0.705	0.748	0.788

Delay will vary with input conditions. See page 2-15 for interconnect estimates.

AMI500HXP 0.5 micron CMOS Pad Library

Description

IDPX3 is a non-inverting, PCI-level input buffer piece. IDPX3 is for the 33MHz PCI ODPSXE16 piece.

Logic Symbol	Truth Table						
	<table border="1"> <thead> <tr> <th>PADM</th> <th>QC</th> </tr> </thead> <tbody> <tr> <td>L</td> <td>L</td> </tr> <tr> <td>H</td> <td>H</td> </tr> </tbody> </table>	PADM	QC	L	L	H	H
PADM	QC						
L	L						
H	H						

HDL Syntax

Verilog IDPX3 *inst_name* (QC, PADM);
 VHDL..... *inst_name*: IDPX3 port map (QC, PADM);

Pin Loading

Pin Name	Load
PADM (pF)	IDPX3 5.80

Power Characteristics

Cell	Equivalent Gates	Power Characteristics ^a	
		Static I _{DD} (T _J = 85°C) (nA)	EQL _{pd} (Eq-load)
IDPX3	0.0	19.401	11.9

a. See page 2-13 for power equation.

Propagation Delays (ns)

Conditions: T_J = 25°C, V_{DD} = 5.0V, Typical Process


IDPX3	Number of Equivalent Loads		1	11	22	32	43 (max)
	From: PADM	To: QC	t _{PLH}	t _{PLH}	t _{PLH}	t _{PLH}	t _{PLH}
			0.599	0.758	0.864	0.941	1.016
			0.753	0.860	0.955	1.043	1.141

Delay will vary with input conditions. See page 2-15 for interconnect estimates.

AMI500HXP 0.5 micron CMOS Pad Library

Description

IDQC0 is a non-buffered, resistive crystal oscillator input receiver piece with ESD protection.

Logic Symbol	Truth Table	Pin Loading										
	<table border="1" style="margin-left: auto; margin-right: auto;"> <thead> <tr> <th>PADM</th> <th>QO</th> </tr> </thead> <tbody> <tr> <td>L</td> <td>L</td> </tr> <tr> <td>H</td> <td>H</td> </tr> </tbody> </table>	PADM	QO	L	L	H	H	<table border="1" style="margin-left: auto; margin-right: auto;"> <thead> <tr> <th></th> <th>Load</th> </tr> </thead> <tbody> <tr> <td>PADM</td> <td>5.80 pF</td> </tr> </tbody> </table>		Load	PADM	5.80 pF
PADM	QO											
L	L											
H	H											
	Load											
PADM	5.80 pF											

HDL Syntax

Verilog IDQC0 *inst_name* (QO, PADM);
 VHDL *inst_name*: IDQC0 port map (QO, PADM);

Power Characteristics

Parameter	Value	Units
Static I _{DD} (T _J = 85°C)	5.488	nA
EQL _{pd}	1.3	Eq-load

See page 2-13 for power equation.

Design Notes:

The IDQC0 cell is for backward compatibility with existing oscillator methodologies.

Pad Logic

AMI500HXP 0.5 micron CMOS Pad Library

Description

IDQC3 is a crystal oscillator input receiver pad piece with a non-inverting, CMOS-level clock input. QO is the output to either the ODQFE20M or the ODQTE60M. PADM is the bond pad from the Xtal-in.

<p>Logic Symbol</p>	<p>The Possible Logic Schematic Combinations</p>													
<p>Truth Table</p> <table border="1" style="margin-left: auto; margin-right: auto; border-collapse: collapse;"> <thead> <tr> <th>PADM</th> <th>QC</th> <th>QO</th> </tr> </thead> <tbody> <tr> <td>L</td> <td>L</td> <td>L</td> </tr> <tr> <td>H</td> <td>H</td> <td>H</td> </tr> </tbody> </table>	PADM	QC	QO	L	L	L	H	H	H	<p>Pin Loading</p> <table border="1" style="margin-left: auto; margin-right: auto; border-collapse: collapse;"> <thead> <tr> <th></th> <th>Load</th> </tr> </thead> <tbody> <tr> <td>PADM</td> <td>5.80 pF</td> </tr> </tbody> </table>		Load	PADM	5.80 pF
PADM	QC	QO												
L	L	L												
H	H	H												
	Load													
PADM	5.80 pF													

Pad Logic

HDL Syntax

Verilog IDQC3 *inst_name* (QC, QO, PADM);
 VHDL *inst_name*: IDQC3 port map (QC, QO, PADM);

Power Characteristics

Parameter	Value	Units
Static I _{DD} (T _J = 85°C)	19.459	nA
EQL _{pd}	10.9	Eq-load

See page 2-13 for power equation.

AMI500HXP 0.5 micron CMOS Pad Library

Propagation Delays

Conditions: $T_J = 25^\circ\text{C}$, $V_{DD} = 5.0\text{V}$, Typical Process

From	Delay (ns)	To	Parameter	Number of Equivalent Loads				
				1	11	22	32	43 (max)
PADM		QC	t_{PLH}	0.773	0.854	0.949	1.031	1.113
			t_{PHL}	0.522	0.681	0.788	0.885	0.998
PADM		QO	t_{PLH}	0.000				
			t_{PHL}	0.000				

Delay will vary with input conditions. See page 2-15 for interconnect estimates.



Design Notes:

The IDQC3 is the input cell of a two cell oscillator circuit. Its function is to connect the QO pin with the QI pin of either the ODQFE20M or the ODQTE60M oscillator output driver pad pieces. The buffered QC pin is for driving the oscillator into the core. Two package pins are required to create a complete oscillator.

AMI500HXP 0.5 micron CMOS Pad Library

Description

IDQS3 is a crystal oscillator input receiver pad piece. QC is a non-inverting, CMOS-level schmitt trigger clock input buffer. QO is the output to the ODQFE01M. PADM is the bond pad from the Xtal-in.

Logic Symbol 	Logic Schematic 													
Truth Table <table border="1" style="margin-left: auto; margin-right: auto; border-collapse: collapse;"> <thead> <tr> <th>PADM</th> <th>QC</th> <th>QO</th> </tr> </thead> <tbody> <tr> <td>L</td> <td>L</td> <td>L</td> </tr> <tr> <td>H</td> <td>H</td> <td>H</td> </tr> </tbody> </table>	PADM	QC	QO	L	L	L	H	H	H	Pin Loading <table border="1" style="margin-left: auto; margin-right: auto; border-collapse: collapse;"> <thead> <tr> <th>PADM</th> <th>Load</th> </tr> </thead> <tbody> <tr> <td></td> <td>5.80 pF</td> </tr> </tbody> </table>	PADM	Load		5.80 pF
PADM	QC	QO												
L	L	L												
H	H	H												
PADM	Load													
	5.80 pF													

HDL Syntax

Verilog IDQS3 *inst_name* (QC, QO, PADM);

VHDL..... *inst_name*: IDQS3 port map (QC, QO, PADM);

Power Characteristics

Parameter	Value	Units
Static I_{DD} ($T_J = 85^\circ\text{C}$)	19.590	nA
EQL_{pd}	17.4	Eq-load

See page 2-13 for power equation.

AMI500HXP 0.5 micron CMOS Pad Library

Propagation Delays

Conditions: $T_J = 25^\circ\text{C}$, $V_{DD} = 5.0\text{V}$, Typical Process

From	Delay (ns)	To	Parameter	Number of Equivalent Loads				
				1	11	22	32	43 (max)
PADM		QC	t_{PLH}	1.497	1.594	1.688	1.768	1.853
			t_{PHL}	1.065	1.156	1.272	1.385	1.514
PADM		QO	t_{PLH}	0.000				
			t_{PHL}	0.000				

Delay will vary with input conditions. See page 2-15 for interconnect estimates.

Design Notes:

The IDQS3 is the input cell of a two cell oscillator circuit. Its function is to connect the QO pin with the QI pin of the ODQFE01M oscillator output driver pad piece. The buffered QC pin is for driving the oscillator into the core. Two package pins are required to create a complete oscillator.

Description

IDTS3 is a non-inverting, TTL-level Schmitt input buffer piece.

Logic Symbol	Truth Table	Pin Loading										
	<table border="1"> <thead> <tr> <th>PADM</th> <th>QC</th> </tr> </thead> <tbody> <tr> <td>L</td> <td>L</td> </tr> <tr> <td>H</td> <td>H</td> </tr> </tbody> </table>	PADM	QC	L	L	H	H	<table border="1"> <thead> <tr> <th></th> <th>Load</th> </tr> </thead> <tbody> <tr> <td>PADM</td> <td>5.80 pF</td> </tr> </tbody> </table>		Load	PADM	5.80 pF
PADM	QC											
L	L											
H	H											
	Load											
PADM	5.80 pF											

HDL Syntax

Verilog IDTS3 inst_IDTS3 (QC, PADM);
 VHDL..... inst_IDTS3 : IDTS3 port map (QC, PADM);

Power Characteristics

Parameter	Value	Units
Static I _{DD} (T _J = 85°C)	19.078	nA
EQL _{pd}	15.1	Eq-load

See page 2-13 for power equation.

Propagation Delays

Conditions: T_J = 25°C, V_{DD} = 5.0V, Typical Process

From	Delay (ns)	To	Parameter	Number of Equivalent Loads				
				1	11	22	32	43 (max)
PADM		QC	t _{PLH}	0.884	0.961	1.063	1.163	1.280
			t _{PHL}	1.598	1.789	1.936	2.045	2.147

Delay will vary with input conditions. See page 2-15 for interconnect estimates.

AMI500HXP 0.5 micron CMOS Pad Library

Description

IDTXx is a family of non-inverting, TTL-level, input buffer pieces.

Logic Symbol	Truth Table						
	<table border="1"> <thead> <tr> <th>PADM</th> <th>QC</th> </tr> </thead> <tbody> <tr> <td>L</td> <td>L</td> </tr> <tr> <td>H</td> <td>H</td> </tr> </tbody> </table>	PADM	QC	L	L	H	H
PADM	QC						
L	L						
H	H						

HDL Syntax

Verilog IDTXx *inst_name* (QC, PADM);
 VHDL *inst_name*: IDTXx port map (QC, PADM);

Pin Loading

Pin Name	Load	
	IDTX3	IDTX6
PADM (pF)	5.80	5.80

Power Characteristics

Cell	Equivalent Gates	Power Characteristics ^a	
		Static I _{DD} (T _J = 85°C) (nA)	EQL _{pd} (Eq-load)
IDTX3	0.0	18.976	9.7
IDTX6	0.0	21.419	17.5

a. See page 2-13 for power equation.

Propagation Delays (ns)


Conditions: T_J = 25°C, V_{DD} = 5.0V, Typical Process

IDTX3	Number of Equivalent Loads		1	11	22	32	43 (max)
	From: PADM	t _{PLH}	0.532	0.657	0.752	0.837	0.931
	To: QC	t _{PHL}	0.669	0.830	0.962	1.059	1.147
IDTX6	Number of Equivalent Loads		1	21	42	62	83 (max)
	From: PADM	t _{PLH}	0.478	0.599	0.697	0.780	0.863
	To: QC	t _{PHL}	0.639	0.813	0.902	1.005	1.141

Delay will vary with input conditions. See page 2-15 for interconnect estimates.

Description

ODCHXE12 is a high performance, 12 mA, non-inverting, CMOS-level, tristate output buffer piece with active low enable.

Logic Symbol	Truth Table	Pin Loading																				
	<table border="1"> <thead> <tr> <th>EN</th> <th>A</th> <th>PADM</th> </tr> </thead> <tbody> <tr> <td>L</td> <td>L</td> <td>L</td> </tr> <tr> <td>L</td> <td>H</td> <td>H</td> </tr> <tr> <td>H</td> <td>X</td> <td>Z</td> </tr> </tbody> </table>	EN	A	PADM	L	L	L	L	H	H	H	X	Z	<table border="1"> <thead> <tr> <th></th> <th>Load</th> </tr> </thead> <tbody> <tr> <td>A</td> <td>3.0 eqI</td> </tr> <tr> <td>EN</td> <td>5.8 eqI</td> </tr> <tr> <td>PADM</td> <td>5.82 pF</td> </tr> </tbody> </table>		Load	A	3.0 eqI	EN	5.8 eqI	PADM	5.82 pF
EN	A	PADM																				
L	L	L																				
L	H	H																				
H	X	Z																				
	Load																					
A	3.0 eqI																					
EN	5.8 eqI																					
PADM	5.82 pF																					

HDL Syntax

Verilog ODCHXE12 *inst_name* (PADM, A, EN);

VHDL..... *inst_name*: ODCHXE12 port map (PADM, A, EN);

Power Characteristics

Parameter	Value	Units
Static I _{DD} (T _J = 85°C)	69.357	nA
EQL _{pd}	298.1	Eq-load

See page 2-13 for power equation.

Propagation Delays

Conditions: T_J = 25°C, V_{DD} = 5.0V, Typical Process

From	Delay (ns)	To	Parameter	Capacitive Load (pF)				
				15	50	100	200	300 (max)
A		PADM	t _{PLH}	1.055	1.676	2.544	4.268	6.033
			t _{PHL}	1.162	1.731	2.617	4.400	6.109
EN		PADM	t _{HZ}	0.953				
			t _{LZ}	0.929				
			t _{ZH}	0.897	1.513	2.386	4.129	5.873
			t _{ZL}	1.072	1.691	2.594	4.338	6.118

Delay will vary with input conditions. See page 2-15 for interconnect estimates.

ODCHXX12



AMI500HXP 0.5 micron CMOS Pad Library

Description

ODCHXX12 is a high performance, 12 mA, non-inverting, TTL-level output buffer piece.

Logic Symbol	Truth Table	Pin Loading										
	<table border="1"> <thead> <tr> <th>A</th> <th>PADM</th> </tr> </thead> <tbody> <tr> <td>L</td> <td>L</td> </tr> <tr> <td>H</td> <td>H</td> </tr> </tbody> </table>	A	PADM	L	L	H	H	<table border="1"> <thead> <tr> <th>A</th> <th>Load</th> </tr> </thead> <tbody> <tr> <td></td> <td>14.0 eqI</td> </tr> </tbody> </table>	A	Load		14.0 eqI
A	PADM											
L	L											
H	H											
A	Load											
	14.0 eqI											

HDL Syntax

Verilog ODCHXX12 *inst_name* (PADM, A);
 VHDL *inst_name*: ODCHXX12 port map (PADM, A);

Power Characteristics

Parameter	Value	Units
Static I_{DD} ($T_J = 85^\circ\text{C}$)	61.472	nA
EQL_{pd}	250.7	Eq-load

See page 2-13 for power equation.

Output Propagation Delays

Conditions: $T_J = 25^\circ\text{C}$, $V_{DD} = 5.0\text{V}$, Typical Process


Delay (ns)		Parameter	Capacitive Load (pF)				
From	To		15	50	100	200	300 (max)
A	PADM	t_{PLH}	0.621	1.255	2.141	3.867	5.621
		t_{PHL}	0.779	1.413	2.299	4.042	5.813

Delay will vary with input conditions. See page 2-15 for interconnect estimates.

Pad Logic

Description

ODCSIPxx is a family of 4 to 12 mA, inverting, CMOS-level output buffer pieces with P-channel open-drains (pull-up) and controlled slew rate outputs.

Logic Symbol	Truth Table						
	<table border="1"> <thead> <tr> <th>A</th> <th>PADM</th> </tr> </thead> <tbody> <tr> <td>L</td> <td>H</td> </tr> <tr> <td>H</td> <td>Z</td> </tr> </tbody> </table> <p>Z = High Impedance</p>	A	PADM	L	H	H	Z
A	PADM						
L	H						
H	Z						

HDL Syntax

Verilog ODCSIPxx *inst_name* (PADM, A);
 VHDL..... *inst_name*: ODCSIPxx port map (PADM, A);

Pin Loading

Pin Name	Load		
	ODCSIP04	ODCSIP08	ODCSIP12
A (eq-load)	3.5	3.5	3.5
PADM (pF)	5.81	5.81	5.81

Power Characteristics

Cell	Output Drive (mA)	Power Characteristics ^a	
		Static I _{DD} (T _J = 85°C) (nA)	EQL _{pd} (Eq-load)
ODCSIP04	4	66.889	223.1
ODCSIP08	8	66.889	237.5
ODCSIP12	12	66.889	252.0

a. See page 2-13 for power equation.

AMI500HXPf 0.5 micron CMOS Pad Library

Propagation Delays (ns)

Conditions: $T_J = 25^\circ\text{C}$, $V_{DD} = 5.0\text{V}$, Typical Process

Cell	Capacitive Load (pF)		15	50	100	200	300 (max)
	ODCSIP04	From: A To: PADM	t_{ZH}	2.601	6.241	11.428	21.782
ODCSIP08	Capacitive Load (pF)		15	50	100	200	300 (max)
	From: A To: PADM	t_{ZH}	1.716	3.611	6.278	11.550	16.902
ODCSIP12	Capacitive Load (pF)		15	50	100	200	300 (max)
	From: A To: PADM	t_{ZH}	1.757	2.720	4.443	7.978	11.432

Delay will vary with input conditions. See page 2-15 for interconnect estimates.

Tristate Timing


Conditions: $T_J = 25^\circ\text{C}$, $V_{DD} = 5.0\text{V}$, Typical Process

From	Delay (ns) To	Parameter	Cell		
			ODCSIP04	ODCSIP08	ODCSIP12
A	PADM	t_{HZ}	0.752	1.006	1.260

Pad Logic

Description

ODCSXExx is a family of 4 to 12 mA, non-inverting, CMOS-level, tristate output buffer pieces with active low enables and controlled slew rate outputs.

Logic Symbol	Truth Table												
	<table border="1"> <thead> <tr> <th>EN</th> <th>A</th> <th>PADM</th> </tr> </thead> <tbody> <tr> <td>L</td> <td>L</td> <td>L</td> </tr> <tr> <td>L</td> <td>H</td> <td>H</td> </tr> <tr> <td>H</td> <td>X</td> <td>Z</td> </tr> </tbody> </table>	EN	A	PADM	L	L	L	L	H	H	H	X	Z
EN	A	PADM											
L	L	L											
L	H	H											
H	X	Z											

HDL Syntax

Verilog ODCSXExx *inst_name* (PADM, A, EN);

VHDL..... *inst_name*: ODCSXExx port map (PADM, A, EN);

Pin Loading

Pin Name	Load		
	ODCSXE04	ODCSXE08	ODCSXE12
A (eq-load)	1.9	1.9	1.9
EN (eq-load)	6.6	6.6	6.6
PADM (pF)	5.81	5.81	5.81

Power Characteristics

Cell	Output Drive (mA)	Power Characteristics ^a	
		Static I _{DD} (T _J = 85°C) (nA)	EQL _{pd} (Eq-load)
ODCSXE04	4	68.376	253.2
ODCSXE08	8	68.376	275.2
ODCSXE12	12	68.376	297.0

a. See page 2-13 for power equation.

AMI500HXP 0.5 micron CMOS Pad Library

Propagation Delays (ns)

Conditions: $T_J = 25^\circ\text{C}$, $V_{DD} = 5.0\text{V}$, Typical Process

	Capacitive Load (pF)		15	50	100	200	300 (max)
	ODCSXE04	From: A	t_{PLH}	3.278	6.855	11.602	20.690
To: PADM		t_{PHL}	3.181	6.932	12.311	23.028	33.682
From: EN		t_{ZH}	2.920	6.512	11.290	20.363	29.252
	To: PADM	t_{ZL}	2.949	6.696	12.078	22.813	33.477
ODCSXE08	Capacitive Load (pF)		15	50	100	200	300 (max)
	From: A	t_{PLH}	2.306	4.206	6.867	11.900	16.512
	To: PADM	t_{PHL}	2.320	4.127	6.690	11.910	17.269
	From: EN	t_{ZH}	1.889	3.824	6.548	11.541	16.187
	To: PADM	t_{ZL}	2.059	3.858	6.444	11.777	16.963
ODCSXE12	Capacitive Load (pF)		15	50	100	200	300 (max)
	From: A	t_{PLH}	2.005	3.265	5.093	8.573	11.851
	To: PADM	t_{PHL}	2.082	3.229	4.977	8.603	12.001
	From: EN	t_{ZH}	1.731	2.962	4.685	8.208	11.472
	To: PADM	t_{ZL}	1.764	3.036	4.825	8.345	11.871

Delay will vary with input conditions. See page 2-15 for interconnect estimates.

Tristate Timing


Conditions: $T_J = 25^\circ\text{C}$, $V_{DD} = 5.0\text{V}$, Typical Process

From	Delay (ns)	To	Parameter	Cell		
				ODCSXE04	ODCSXE08	ODCSXE12
EN		PADM	t_{HZ}	0.788	1.043	1.298
			t_{LZ}	0.927	1.098	1.267

Pad Logic

Description

ODCSXXxx is a family of 4 to 12 mA, non-inverting, CMOS-level, output buffer pieces with controlled slew rate outputs.

Logic Symbol	Truth Table						
	<table border="1"> <thead> <tr> <th>A</th> <th>PADM</th> </tr> </thead> <tbody> <tr> <td>L</td> <td>L</td> </tr> <tr> <td>H</td> <td>H</td> </tr> </tbody> </table>	A	PADM	L	L	H	H
A	PADM						
L	L						
H	H						

HDL Syntax

Verilog ODCSXXxx *inst_name* (PADM, A);
 VHDL..... *inst_name*: ODCSXXxx port map (PADM, A);

Pin Loading

Pin Name	Load		
	ODCSXX04	ODCSXX08	ODCSXX12
A (eq-load)	8.9	8.9	8.9

Power Characteristics

Cell	Output Drive (mA)	Power Characteristics ^a	
		Static I _{DD} (T _J = 85°C) (nA)	EQL _{pd} (Eq-load)
ODCSXX04	4	64.722	232.2
ODCSXX08	8	64.722	254.1
ODCSXX12	12	64.722	276.0

a. See page 2-13 for power equation.

AMI500HXPf 0.5 micron CMOS Pad Library

Propagation Delays (ns)

Conditions: $T_J = 25^\circ\text{C}$, $V_{DD} = 5.0\text{V}$, Typical Process

Device	Capacitive Load (pF)		15	50	100	200	300 (max)
	ODCSXX04	From: A	t_{PLH}	2.363	5.996	11.140	21.074
To: PADM		t_{PHL}	2.570	6.298	11.610	22.288	33.033
ODCSXX08	Capacitive Load (pF)		15	50	100	200	300 (max)
	From: A	t_{PLH}	1.528	3.365	6.017	11.305	16.548
	To: PADM	t_{PHL}	1.550	3.397	6.081	11.268	16.580
ODCSXX12	Capacitive Load (pF)		15	50	100	200	300 (max)
	From: A	t_{PLH}	1.341	2.539	4.269	7.725	11.234
	To: PADM	t_{PHL}	1.411	2.638	4.390	7.885	11.414

Delay will vary with input conditions. See page 2-15 for interconnect estimates.

AMI500HXP 0.5 micron CMOS Pad Library

Description

ODCXIPxx is a family of 1 to 12 mA, inverting, CMOS-level, output buffer pieces with P-channel, open-drains (pull-up).

Logic Symbol	Truth Table						
	<table border="1" style="margin: auto;"> <thead> <tr> <th>A</th> <th>PADM</th> </tr> </thead> <tbody> <tr> <td>L</td> <td>H</td> </tr> <tr> <td>H</td> <td>Z</td> </tr> </tbody> </table> <p>Z = High Impedance</p>	A	PADM	L	H	H	Z
A	PADM						
L	H						
H	Z						

HDL Syntax

Verilog ODCXIPxx *inst_name* (PADM, A);
 VHDL *inst_name*: ODCXIPxx port map (PADM, A);

Pin Loading

Pin Name	Load				
	ODCXIP01	ODCXIP02	ODCXIP04	ODCXIP08	ODCXIP12
A (eq-load)	2.2	2.2	2.2	3.3	3.3
PADM (pF)	5.80	5.80	5.81	5.81	5.81

Power Characteristics

Cell	Output Drive (mA)	Power Characteristics ^a	
		Static IDD (T _J = 85°C) (nA)	EQLpd (Eq-load)
ODCXIP01	1	56.213	183.1
ODCXIP02	2	56.732	188.3
ODCXIP04	4	57.280	198.1
ODCXIP08	8	58.348	215.5
ODCXIP12	12	59.415	231.6

a. See page 2-13 for power equation.

Propagation Delays (ns)

Conditions: T_J = 25°C, V_{DD} = 5.0V, Typical Process

ODCXIP01	Capacitive Load (pF)		15	25	35	50	75 (max)
	From: A	To: PADM	t _{ZH}				
			4.489	6.578	8.659	11.781	16.996

Pad Logic

AMI500HXPf 0.5 micron CMOS Pad Library

ODCXIP02	Capacitive Load (pF)		15	50	75	100	150 (max)
	From: A To: PADM	t_{ZH}	2.535	6.178	8.772	11.361	16.532
ODCXIP04	Capacitive Load (pF)		15	50	100	200	300 (max)
	From: A To: PADM	t_{ZH}	1.827	3.522	6.084	11.283	16.422
ODCXIP08	Capacitive Load (pF)		15	50	100	200	300 (max)
	From: A To: PADM	t_{ZH}	1.300	2.258	3.568	6.258	8.881
ODCXIP12	Capacitive Load (pF)		15	50	100	200	300 (max)
	From: A To: PADM	t_{ZH}	1.151	1.872	2.793	4.533	8.881

Delay will vary with input conditions. See page 2-15 for interconnect estimates.


Tristate Timing

Conditions: $T_J = 25^\circ\text{C}$, $V_{DD} = 5.0\text{V}$, Typical Process

Delay (ns)	From	To	Parameter	Cell				
				ODCXIP01	ODCXIP02	ODCXIP04	ODCXIP08	ODCXIP12
	APADM		t_{HZ}	0.831	0.824	1.071	1.432	1.670

Description

ODCXEXx is a family of 1 to 12 mA, non-inverting, CMOS-level, tristate output buffer pieces with active low enables.

Logic Symbol	Truth Table												
	<table border="1"> <thead> <tr> <th>EN</th> <th>A</th> <th>PADM</th> </tr> </thead> <tbody> <tr> <td>L</td> <td>L</td> <td>L</td> </tr> <tr> <td>L</td> <td>H</td> <td>H</td> </tr> <tr> <td>H</td> <td>X</td> <td>Z</td> </tr> </tbody> </table>	EN	A	PADM	L	L	L	L	H	H	H	X	Z
EN	A	PADM											
L	L	L											
L	H	H											
H	X	Z											

HDL Syntax

Verilog ODCXEXx *inst_name* (PADM, A, EN);

VHDL..... *inst_name*: ODCXEXx port map (PADM, A, EN);

Pin Loading

Pin Name	Load				
	ODCXEX01	ODCXEX02	ODCXEX04	ODCXEX08	ODCXEX12
A (eq-load)	5.1	7.3	7.3	1.9	1.9
EN (eq-load)	3.4	4.7	4.7	4.7	4.7
PADM (pF)	5.80	5.81	5.81	5.81	5.82

Power Characteristics

Cell	Output Drive (mA)	Power Characteristics ^a	
		Static I _{DD} (T _J = 85°C) (nA)	EQL _{pd} (Eq-load)
ODCXEX01	1	57.526	189.5
ODCXEX02	2	59.041	199.4
ODCXEX04	4	59.041	211.7
ODCXEX08	8	65.574	260.9
ODCXEX12	12	65.574	281.1

a. See page 2-13 for power equation.

AMI500HXPf 0.5 micron CMOS Pad Library

Propagation Delays (ns)

Conditions: $T_J = 25^\circ\text{C}$, $V_{DD} = 5.0\text{V}$, Typical Process

ODCXE01	Capacitive Load (pF)		15	25	35	50	75 (max)
	From: A To: PADM	t_{PLH} t_{PHL}	4.489 4.969	6.606 7.102	8.717 9.229	11.853 12.430	17.003 17.808
	From: EN To: PADM	t_{ZH} t_{ZL}	4.652 4.884	6.776 6.991	8.870 9.121	11.976 12.348	17.088 17.782
ODCXE02	Capacitive Load (pF)		15	50	75	100	150 (max)
	From: A To: PADM	t_{PLH} t_{PHL}	2.466 2.724	6.029 6.451	8.633 9.107	11.234 11.777	16.395 17.167
	From: EN To: PADM	t_{ZH} t_{ZL}	2.748 2.760	6.315 6.505	8.888 9.133	11.482 11.782	16.711 17.214
ODCXE04	Capacitive Load (pF)		15	50	100	200	300 (max)
	From: A To: PADM	t_{PLH} t_{PHL}	1.602 1.844	3.446 3.752	6.062 6.430	11.218 11.771	16.396 17.134
	From: EN To: PADM	t_{ZH} t_{ZL}	1.790 1.823	3.585 3.726	6.211 6.428	11.436 11.795	16.510 17.126
ODCXE08	Capacitive Load (pF)		15	50	100	200	300 (max)
	From: A To: PADM	t_{PLH} t_{PHL}	1.775 1.611	2.813 2.529	4.161 3.835	6.717 6.463	9.485 9.087
	From: EN To: PADM	t_{ZH} t_{ZL}	1.541 1.397	2.529 2.364	3.840 3.725	6.481 6.371	9.174 8.922
ODCXE12	Capacitive Load (pF)		15	50	100	200	300 (max)
	From: A To: PADM	t_{PLH} t_{PHL}	1.700 1.577	2.389 2.234	3.340 3.130	5.128 4.863	6.811 6.648
	From: EN To: PADM	t_{ZH} t_{ZL}	1.452 1.421	2.162 2.067	3.049 2.953	4.785 4.726	6.568 6.504

Delay will vary with input conditions. See page 2-15 for interconnect estimates.

Tristate Timing


Conditions: $T_J = 25^\circ\text{C}$, $V_{DD} = 5.0\text{V}$, Typical Process

Delay (ns)		Parameter	Cell				
From	To		ODCXE01	ODCXE02	ODCXE04	ODCXE08	ODCXE12
EN	PADM	t_{HZ}	1.210	1.110	1.596	1.283	1.639
		t_{LZ}	0.439	0.418	0.609	1.167	1.390

AMI500HXPf 0.5 micron CMOS Pad Library

Description

ODCXXXxx is a family of 1 to 12 mA, non-inverting, CMOS-level output buffer pieces.

Logic Symbol	Truth Table						
	<table border="1"> <thead> <tr> <th>A</th> <th>PADM</th> </tr> </thead> <tbody> <tr> <td>L</td> <td>L</td> </tr> <tr> <td>H</td> <td>H</td> </tr> </tbody> </table>	A	PADM	L	L	H	H
A	PADM						
L	L						
H	H						

HDL Syntax

Verilog ODCXXXxx *inst_name* (PADM, A);

VHDL..... *inst_name*: ODCXXXxx port map (PADM, A);

Pin Loading

Pin Name	Load				
	ODCXXX01	ODCXXX02	ODCXXX04	ODCXXX08	ODCXXX12
A (eq-load)	3.8	3.8	5.7	7.8	7.7

Power Characteristics

Cell	Output Drive (mA)	Power Characteristics ^a	
		Static I _{DD} (T _J = 85°C) (nA)	EQL _{pd} (Eq-load)
ODCXXX01	1	56.116	183.9
ODCXXX02	2	56.116	190.1
ODCXXX04	4	57.153	202.3
ODCXXX08	8	58.247	227.5
ODCXXX12	12	58.247	247.7

a. See page 2-13 for power equation.

AMI500HXP 0.5 micron CMOS Pad Library

Propagation Delays (ns)


Conditions: $T_J = 25^\circ\text{C}$, $V_{DD} = 5.0\text{V}$, Typical Process

ODCXXX01	Capacitive Load (pF)		15	25	35	50	75 (max)
	From: A	t_{PLH}	4.430	6.515	8.598	11.722	16.925
To: PADM	t_{PHL}	4.763	6.896	9.032	12.241	17.601	
ODCXXX02	Capacitive Load (pF)		15	50	75	100	150 (max)
	From: A	t_{PLH}	2.514	6.107	8.701	11.298	16.469
To: PADM	t_{PHL}	2.709	6.406	9.079	11.772	17.203	
ODCXXX04	Capacitive Load (pF)		15	50	100	200	300 (max)
	From: A	t_{PLH}	1.460	3.272	5.868	11.020	16.202
To: PADM	t_{PHL}	1.609	3.480	6.155	11.503	16.849	
ODCXXX08	Capacitive Load (pF)		15	50	100	200	300 (max)
	From: A	t_{PLH}	1.205	2.140	3.472	6.130	8.774
To: PADM	t_{PHL}	1.221	2.182	3.515	6.109	8.756	
ODCXXX12	Capacitive Load (pF)		15	50	100	200	300 (max)
	From: A	t_{PLH}	1.110	1.811	2.741	4.488	6.235
To: PADM	t_{PHL}	1.283	1.981	2.982	4.923	6.806	

Delay will vary with input conditions. See page 2-15 for interconnect estimates.

Description

ODQFE01M is a fundamental mode, enabled crystal oscillator, output driver pad piece that runs over a frequency range of 32 kHz - 1 MHz. QI is the input from IDQC3. E is the oscillator high input enable. PADM is the bond pad to Xtal-out.



Truth Table

PADM	E	QI
L	H	H
H	H	L
H	L	X

Pin Loading

	Load
E	6.0 eql
QI	4.9 eql

HDL Syntax

Verilog ODQFE01M *inst_name* (PADM, E, QI);
 VHDL..... *inst_name*: ODQFE01M port map (PADM, E, QI);

Power Characteristics

Parameter	Value	Units
Static I _{DD} (T _J = 85°C)	57.305	nA
EQL _{pd}	194.7	Eq-load

See page 2-13 for power equation.

Pad Logic

AMI500HXP 0.5 micron CMOS Pad Library

Propagation Delays

Conditions: $T_J = 25^\circ\text{C}$, $V_{DD} = 5.0\text{V}$, Typical Process

From	Delay (ns)	To	Parameter	Capacitive Load (pF)				
				15	25	35	50	75 (max)
E	PADM		t_{PLH}	4.998	7.089	9.169	12.289	17.506
			t_{PHL}	4.692	6.816	8.949	12.159	17.533
QI	PADM		t_{PLH}	4.181	6.316	8.429	11.554	16.674
			t_{PHL}	4.672	6.797	8.910	12.097	17.490


Delay will vary with input conditions. See page 2-15 for interconnect estimates.

Design Notes:

The ODQFE01M is the output cell of a two cell oscillator circuit. The QI pin is to be connected the QO pin of the IDQS3 oscillator input receiver piece. Two package pins are required to create a complete oscillator.

Description

ODQFE20M is a fundamental mode, enabled crystal oscillator, output buffer pad piece that runs over a frequency range of 1 MHz - 20 MHz. QI is the input from IDQC3. E is the oscillator high input enable. PADM is the bond pad to the Xtal-out.



Truth Table			Pin Loading	
PADM	E	QI		Load
H	L	X	E	6.0 eqI
H	H	L	QI	4.9 eqI
L	H	H		

HDL Syntax

Verilog ODQFE20M *inst_name* (PADM, E, QI);

VHDL..... *inst_name*: ODQFE20M port map (PADM, E, QI);

Power Characteristics

Parameter	Value	Units
Static I _{DD} (T _J = 85°C)	56.453	nA
EQL _{pd}	200.7	Eq-load

See page 2-13 for power equation.

Pad Loading

ODQFE20M



AMI500HXP 0.5 micron CMOS Pad Library

Propagation Delays

Conditions: $T_J = 25^\circ\text{C}$, $V_{DD} = 5.0\text{V}$, Typical Process

From	Delay (ns)	To	Parameter	Capacitive Load (pF)				
				15	50	75	100	150 (max)
E		PADM	t_{PLH}	3.445	6.884	9.429	12.028	17.340
			t_{PHL}	2.649	6.270	8.967	11.658	16.974
QI		PADM	t_{PLH}	2.360	5.941	8.514	11.098	16.292
			t_{PHL}	2.647	6.377	9.046	11.716	17.062

Delay will vary with input conditions. See page 2-15 for interconnect estimates.


Design Notes:

The ODQFE20M is the output cell of a two cell oscillator circuit. The QI pin is to be connected the QO pin of the IDQC3 oscillator input receiver piece. Two package pins are required to create a complete oscillator.

AMI500HXP 0.5 micron CMOS Pad Library

Description

ODQTE60M is an enabled crystal oscillator, output driver pad piece that runs over a frequency range of 20 - 60 MHz. QI is the input from the IDQC3. E is the oscillator high input enable. PADM is the bond pad to Xtal-out.



Truth Table			Pin Loading	
PADM	E	QI		Load
H	L	X	E	6.0 eqL
H	H	L	QI	4.9 eqL
L	H	H		

HDL Syntax

Verilog ODQTE60M *inst_name* (PADM, E, QI);
 VHDL..... *inst_name*: ODQTE60M port map (PADM, E, QI);

Power Characteristics

Parameter	Value	Units
Static I _{DD} (T _J = 85°C)	56.453	nA
EQL _{pd}	213.0	Eq-load

See page 2-13 for power equation.

Pad Loading

AMI500HXP 0.5 micron CMOS Pad Library

Propagation Delays

Conditions: $T_J = 25^\circ\text{C}$, $V_{DD} = 5.0\text{V}$, Typical Process

From	Delay (ns)	To	Parameter	Capacitive Load (pF)				
				15	50	100	200	300 (max)
E		PADM	t_{PLH}	2.612	4.421	7.082	12.299	17.329
			t_{PHL}	1.573	3.451	6.144	11.508	16.837
QI		PADM	t_{PLH}	1.475	3.314	5.906	11.069	16.235
			t_{PHL}	1.689	3.577	6.266	11.617	16.933


Delay will vary with input conditions. See page 2-15 for interconnect estimates.

Design Notes:

The ODQTE60M is the output cell of a two cell oscillator circuit. The QI pin is to be connected the QO pin of the IDQC3 oscillator input receiver piece. Two package pins are required to create a complete oscillator.

Description

ODQXXX00 is a non-buffered, resistive analog crystal oscillator output pad piece with ESD protection.

Logic Symbol	Truth Table	Pin Loading										
	<table border="1"> <thead> <tr> <th>A</th> <th>PADM</th> </tr> </thead> <tbody> <tr> <td>L</td> <td>L</td> </tr> <tr> <td>H</td> <td>H</td> </tr> </tbody> </table>	A	PADM	L	L	H	H	<table border="1"> <thead> <tr> <th>A</th> <th>Load</th> </tr> </thead> <tbody> <tr> <td></td> <td>2.0 eqI</td> </tr> </tbody> </table>	A	Load		2.0 eqI
A	PADM											
L	L											
H	H											
A	Load											
	2.0 eqI											

HDL Syntax

Verilog ODQXXX00 *inst_name* (PADM, A);

VHDL *inst_name*: ODQXXX00 port map (PADM, A);

Power Characteristics

Parameter	Value	Units
Static I_{DD} ($T_J = 85^\circ\text{C}$)	54.972	nA
EQL_{pd}	174.4	Eq-load

See page 2-13 for power equation.

ODTHXE12



AMI500HXP 0.5 micron CMOS Pad Library

Description

ODTHXE12 is a high performance, 12 mA, non-inverting, LVTTTL-level, tristate output buffer piece with active low enable.

Logic Symbol	Truth Table	Pin Loading																				
	<table border="1"> <thead> <tr> <th>EN</th> <th>A</th> <th>PADM</th> </tr> </thead> <tbody> <tr> <td>L</td> <td>L</td> <td>L</td> </tr> <tr> <td>L</td> <td>H</td> <td>H</td> </tr> <tr> <td>H</td> <td>X</td> <td>Z</td> </tr> </tbody> </table>	EN	A	PADM	L	L	L	L	H	H	H	X	Z	<table border="1"> <thead> <tr> <th></th> <th>Load</th> </tr> </thead> <tbody> <tr> <td>A</td> <td>3.0 eqI</td> </tr> <tr> <td>EN</td> <td>5.8 eqI</td> </tr> <tr> <td>PADM</td> <td>5.82 pF</td> </tr> </tbody> </table>		Load	A	3.0 eqI	EN	5.8 eqI	PADM	5.82 pF
EN	A	PADM																				
L	L	L																				
L	H	H																				
H	X	Z																				
	Load																					
A	3.0 eqI																					
EN	5.8 eqI																					
PADM	5.82 pF																					

HDL Syntax

Verilog ODTXHE12 *inst_name* (PADM, A, EN);

VHDL..... *inst_name*: ODTXHE12 port map (PADM, A, EN);

Power Characteristics

Parameter	Value	Units
Static I _{DD} (T _J = 85°C)	69.357	nA
EQL _{pd}	298.1	Eq-load

See page 2-13 for power equation.

Propagation Delays

Conditions: T_J = 25°C, V_{DD} = 5V, Typical Process


From	Delay (ns)	To	Parameter	Capacitive Load (pF)				
				15	50	100	200	300 (max)
A		PADM	t _{PLH}	0.880	1.220	1.695	2.629	3.551
			t _{PHL}	1.425	2.343	3.724	6.556	9.305
EN		PADM	t _{HZ}	0.953				
			t _{LZ}	0.929				
			t _{ZH}	0.713	1.051	1.531	2.474	3.401
			t _{ZL}	1.314	2.298	3.701	6.502	9.302

Delay will vary with input conditions. See page 2-15 for interconnect estimates.

Pad Logic

Description

ODTHXX12 is a high performance, 12 mA, non-inverting, LVTTTL-level output buffer piece.

Logic Symbol	Truth Table	Pin Loading										
	<table border="1"> <thead> <tr> <th>A</th> <th>PADM</th> </tr> </thead> <tbody> <tr> <td>L</td> <td>L</td> </tr> <tr> <td>H</td> <td>H</td> </tr> </tbody> </table>	A	PADM	L	L	H	H	<table border="1"> <thead> <tr> <th></th> <th>Load</th> </tr> </thead> <tbody> <tr> <td>A</td> <td>14.0 eqI</td> </tr> </tbody> </table>		Load	A	14.0 eqI
A	PADM											
L	L											
H	H											
	Load											
A	14.0 eqI											

HDL Syntax

Verilog ODTHXX12 *inst_name* (PADM, A);
 VHDL..... *inst_name*: ODTHXX12 port map (PADM, A);

Power Characteristics

Parameter	Value	Units
Static I_{DD} ($T_J = 85^\circ\text{C}$)	61.472	nA
EQL_{pd}	250.7	Eq-load

See page 2-13 for power equation.

Output Propagation Delays

Conditions: $T_J = 25^\circ\text{C}$, $V_{DD} = 5\text{V}$, Typical Process

From	Delay (ns)	To	Parameter	Capacitive Load (pF)				
				15	50	100	200	300 (max)
A		PADM	t_{PLH}	0.513	0.830	1.283	2.211	3.157
			t_{PHL}	1.106	2.079	3.473	6.268	9.066

Delay will vary with input conditions. See page 2-15 for interconnect estimates.

AMI500HXP 0.5 micron CMOS Pad Library

Description

ODTSXExx is a family of 4 to 12 mA, non-inverting, LVTTTL-level, tristate output buffer pieces with active low enables and controlled slew rate outputs.

Logic Symbol	Truth Table												
	<table border="1"> <thead> <tr> <th>EN</th> <th>A</th> <th>PADM</th> </tr> </thead> <tbody> <tr> <td>L</td> <td>L</td> <td>L</td> </tr> <tr> <td>L</td> <td>H</td> <td>H</td> </tr> <tr> <td>H</td> <td>X</td> <td>Z</td> </tr> </tbody> </table>	EN	A	PADM	L	L	L	L	H	H	H	X	Z
EN	A	PADM											
L	L	L											
L	H	H											
H	X	Z											

HDL Syntax

Verilog ODTSXExx *inst_name* (PADM, A, EN);

VHDL..... *inst_name*: ODTSXExx port map (PADM, A, EN);

Pin Loading

Pin Name	Load		
	ODTSXE04	ODTSXE08	ODTSXE12
A (eq-load)	1.9	1.9	1.9
EN (eq-load)	6.6	6.6	6.6
PADM (pF)	5.81	5.81	5.81

Power Characteristics

Cell	Output Drive (mA)	Power Characteristics ^a	
		Static I _{DD} (T _J = 85°C) (nA)	EQL _{pd} (Eq-load)
ODTSXE04	4	68.376	253.2
ODTSXE08	8	68.376	275.2
ODTSXE12	12	68.376	297.0

a. See page 2-13 for power equation.

Pad Logic

AMI500HXPf 0.5 micron CMOS Pad Library

Propagation Delays (ns)

Conditions: $T_J = 25^\circ\text{C}$, $V_{DD} = 5\text{V}$, Typical Process

	Capacitive Load (pF)		15	50	100	200	300 (max)
	ODTSXE04	From: A	t_{PLH}	2.215	4.173	6.972	12.558
To: PADM		t_{PHL}	4.452	10.356	18.826	35.497	51.652
From: EN		t_{ZH}	1.908	3.875	6.639	12.191	17.809
	To: PADM	t_{ZL}	4.256	10.088	18.637	35.276	51.491
ODTSXE08	Capacitive Load (pF)		15	50	100	200	300 (max)
	From: A	t_{PLH}	1.777	2.804	4.205	7.031	9.938
	To: PADM	t_{PHL}	2.912	5.841	9.972	18.320	26.778
	From: EN	t_{ZH}	1.496	2.482	3.898	6.788	9.608
	To: PADM	t_{ZL}	2.652	5.583	9.775	18.167	26.542
ODTSXE12	Capacitive Load (pF)		15	50	100	200	300 (max)
	From: A	t_{PLH}	1.690	2.382	3.330	5.207	7.089
	To: PADM	t_{PHL}	2.374	4.362	7.207	12.863	18.406
	From: EN	t_{ZH}	1.382	2.060	3.022	4.926	6.764
	To: PADM	t_{ZL}	2.245	4.224	7.021	12.621	18.240

Delay will vary with input conditions. See page 2-15 for interconnect estimates.

Tristate Timing

Conditions: $T_J = 25^\circ\text{C}$, $V_{DD} = 5\text{V}$, Typical Process

From	Delay (ns) To	Parameter	Cell		
			ODTSXE04	ODTSXE08	ODTSXE12
EN	PADM	t_{HZ}	0.788	1.043	1.298
		t_{LZ}	0.927	1.098	1.267

AMI500HXP 0.5 micron CMOS Pad Library

Description

ODTSXNxx is a family of 4 to 12 mA, non-inverting, LVTTTL-level, output buffer pieces with N-channel open-drains (pull-down) and controlled slew rate outputs.

Logic Symbol	Truth Table						
	<table border="1"> <thead> <tr> <th>A</th> <th>PADM</th> </tr> </thead> <tbody> <tr> <td>L</td> <td>L</td> </tr> <tr> <td>H</td> <td>Z</td> </tr> </tbody> </table> <p>Z = High Impedance</p>	A	PADM	L	L	H	Z
A	PADM						
L	L						
H	Z						

HDL Syntax

Verilog ODT SXNxx *inst_name* (PADM, A);
 VHDL..... *inst_name*: ODT SXNxx port map (PADM, A);

Pin Loading

Pin Name	Load		
	ODTSXN04	ODTSXN08	ODTSXN12
A (eq-load)	5.3	5.3	5.3
PADM (pF)	0.30	6.00	5.85

Power Characteristics

Cell	Output Drive (mA)	Power Characteristics ^a	
		Static I _{DD} (T _J = 85°C) (nA)	EQL _{pd} (Eq-load)
ODTSXN04	4	59.239	37.1
ODTSXN08	8	48.452	51.8
ODTSXN12	12	48.468	53.3

a. See page 2-13 for power equation.

Propagation Delays (ns)

Conditions: T_J = 25°C, V_{DD} = 5V, Typical Process

ODTSXN04	Capacitive Load (pF)		15	50	100	200	300 (max)
	From: A	To: PADM	t _{ZL}	0.000	0.000	0.000	0.000

Pad Logic

AMI500HXPf 0.5 micron CMOS Pad Library

ODTSXN08	Capacitive Load (pF)		15	50	100	200	300 (max)
	From: A To: PADM	t_{zL}	1.714	4.533	8.457	16.071	23.458
ODTSXN12	Capacitive Load (pF)		15	50	100	200	300 (max)
	From: A To: PADM	t_{zL}	1.326	3.239	5.943	11.230	16.306

Delay will vary with input conditions. See page 2-15 for interconnect estimates.

Tristate Timing

Conditions: $T_J = 25^\circ\text{C}$, $V_{DD} = 5\text{V}$, Typical Process

From	Delay (ns) To	Parameter	Cell		
			ODTSXN04	ODTSXN08	ODTSXN12
A	PADM	t_{LZ}	0.064	0.821	0.945

AMI500HXPf 0.5 micron CMOS Pad Library

Description

ODTSXXxx is a family of 4 to 12 mA, non-inverting, LVTTTL-level, output buffer pieces with controlled slew rate outputs.

Logic Symbol	Truth Table						
	<table border="1"> <thead> <tr> <th>A</th> <th>PADM</th> </tr> </thead> <tbody> <tr> <td>L</td> <td>L</td> </tr> <tr> <td>H</td> <td>H</td> </tr> </tbody> </table>	A	PADM	L	L	H	H
A	PADM						
L	L						
H	H						

HDL Syntax

Verilog ODTSXXxx *inst_name* (PADM, A);

VHDL *inst_name*: ODTSXXxx port map (PADM, A);

Pin Loading

Pin Name	Load		
	ODTSXX04	ODTSXX08	ODTSXX12
A (eq-load)	8.9	8.9	8.9

Power Characteristics

Cell	Output Drive (mA)	Power Characteristics ^a	
		Static I _{DD} (T _J = 85°C) (nA)	EQL _{pd} (Eq-load)
ODTSXX04	4	64.722	232.2
ODTSXX08	8	64.722	254.1
ODTSXX12	12	64.722	276.0

a. See page 2-13 for power equation.

AMI500HXPf 0.5 micron CMOS Pad Library

Propagation Delays (ns)

Conditions: $T_J = 25^\circ\text{C}$, $V_{DD} = 5\text{V}$, Typical Process

ODTSXX04	Capacitive Load (pF)		15	50	100	200	300 (max)
	From: A	t_{PLH}	1.419	3.367	6.149	11.688	17.296
To: PADM	t_{PLH}	3.828	9.404	17.095	32.116	47.205	
ODTSXX08	Capacitive Load (pF)		15	50	100	200	300 (max)
	From: A	t_{PLH}	1.047	2.011	3.427	6.291	9.129
To: PADM	t_{PLH}	2.304	5.177	9.095	16.692	24.143	
ODTSXX12	Capacitive Load (pF)		15	50	100	200	300 (max)
	From: A	t_{PLH}	0.976	1.614	2.534	4.394	6.270
To: PADM	t_{PLH}	1.798	3.806	6.592	11.783	16.835	

Delay will vary with input conditions. See page 2-15 for interconnect estimates.

AMI500HXP 0.5 micron CMOS Pad Library

Description

ODTXXE_{xx} is a family of 1 to 12 mA, non-inverting, LVTTTL-level, tristate output buffer pieces with active low enables.

Logic Symbol	Truth Table												
	<table border="1"> <thead> <tr> <th>EN</th> <th>A</th> <th>PADM</th> </tr> </thead> <tbody> <tr> <td>L</td> <td>L</td> <td>L</td> </tr> <tr> <td>L</td> <td>H</td> <td>H</td> </tr> <tr> <td>H</td> <td>X</td> <td>Z</td> </tr> </tbody> </table> <p>Z = High Impedance</p>	EN	A	PADM	L	L	L	L	H	H	H	X	Z
EN	A	PADM											
L	L	L											
L	H	H											
H	X	Z											

HDL Syntax

Verilog ODTXXE_{xx} *inst_name* (PADM, A, EN);

VHDL *inst_name*: ODTXXE_{xx} port map (PADM, A, EN);

Pin Loading

Pin Name	Load				
	ODTXXE01	ODTXXE02	ODTXXE04	ODTXXE08	ODTXXE12
A (eq-load)	5.1	7.3	7.3	1.9	1.9
EN (eq-load)	3.4	4.7	4.7	4.7	4.7
PADM (pF)	5.80	5.81	5.81	5.81	5.82

Power Characteristics

Cell	Output Drive (mA)	Power Characteristics ^a	
		Static I _{DD} (T _J = 85°C) (nA)	EQL _{pd} (Eq-load)
ODTXXE01	1	57.526	189.5
ODTXXE02	2	59.041	199.4
ODTXXE04	4	59.041	211.7
ODTXXE08	8	65.574	260.9
ODTXXE12	12	65.574	281.1

a. See page 2-13 for power equation.

AMI500HXP 0.5 micron CMOS Pad Library

Propagation Delays (ns)

Conditions: $T_J = 25^\circ\text{C}$, $V_{DD} = 5\text{V}$, Typical Process

ODTXXE01	Capacitive Load (pF)		15	25	35	50	75 (max)
	From: A To: PADM	t_{PLH} t_{PHL}	2.602 7.355	3.694 10.688	4.827 13.995	6.531 19.012	9.309 27.621
	From: EN To: PADM	t_{ZH} t_{ZL}	2.782 7.353	3.920 10.756	5.042 14.145	6.703 19.209	9.432 27.615
ODTXXE02	Capacitive Load (pF)		15	50	75	100	150 (max)
	From: A To: PADM	t_{PLH} t_{PHL}	1.478 3.806	3.448 9.774	4.850 13.995	6.247 18.212	9.023 26.682
	From: EN To: PADM	t_{ZH} t_{ZL}	1.641 3.953	3.631 9.866	5.052 14.077	6.452 18.298	9.186 26.785
ODTXXE04	Capacitive Load (pF)		15	50	100	200	300 (max)
	From: A To: PADM	t_{PLH} t_{PHL}	1.159 2.447	2.149 5.405	3.534 9.680	6.309 18.151	9.085 26.588
	From: EN To: PADM	t_{ZH} t_{ZL}	1.285 2.473	2.317 5.457	3.737 9.713	6.478 18.184	9.297 26.614
ODTXXE08	Capacitive Load (pF)		15	50	100	200	300 (max)
	From: A To: PADM	t_{PLH} t_{PHL}	1.494 1.932	2.069 3.397	2.817 5.493	4.223 9.680	5.673 13.868
	From: EN To: PADM	t_{ZH} t_{ZL}	1.218 1.699	1.803 3.228	2.545 5.355	3.943 9.493	5.405 13.742
ODTXXE12	Capacitive Load (pF)		15	50	100	200	300 (max)
	From: A To: PADM	t_{PLH} t_{PHL}	1.517 1.830	1.955 2.862	2.461 4.251	3.413 6.981	4.371 9.864
	From: EN To: PADM	t_{ZH} t_{ZL}	1.230 1.527	1.681 2.593	2.200 4.057	3.158 6.878	4.103 9.613

Delay will vary with input conditions. See page 2-15 for interconnect estimates.

Tristate Timing

Conditions: $T_J = 25^\circ\text{C}$, $V_{DD} = 5\text{V}$, Typical Process

From	Delay (ns) To	Parameter	Cell				
			ODTXXE01	ODTXXE02	ODTXXE04	ODTXXE08	ODTXXE12
EN	PADM	t_{HZ}	1.210	1.110	1.596	1.283	1.639
		t_{LZ}	0.439	0.418	0.609	1.167	1.390

Pad Logic

AMI500HXP 0.5 micron CMOS Pad Library

Description

ODTXXNxx is a family of 1 to 12 mA, non-inverting, LVTTTL-level, output buffer pieces with N-channel, open-drains (pull-down).

Logic Symbol	Truth Table						
	<table border="1"> <thead> <tr> <th>A</th> <th>PADM</th> </tr> </thead> <tbody> <tr> <td>L</td> <td>L</td> </tr> <tr> <td>H</td> <td>Z</td> </tr> </tbody> </table> <p>Z = High Impedance</p>	A	PADM	L	L	H	Z
A	PADM						
L	L						
H	Z						

HDL Syntax

Verilog ODTXXNxx *inst_name* (PADM, A);
 VHDL..... *inst_name*: ODTXXNxx port map (PADM, A);

Pin Loading

Pin Name	Load				
	ODTXXN01	ODTXXN02	ODTXXN04	ODTXXN08	ODTXXN12
A (eq-load)	3.8	3.8	3.8	7.8	7.8
PADM (pF)	5.80	5.80	5.81	5.81	5.81

Power Characteristics

Cell	Output Drive (mA)	Power Characteristics ^a	
		Static I _{DD} (T _J = 85°C) (nA)	EQL _{pd} (Eq-load)
ODTXXN01	1	56.067	178.7
ODTXXN02	2	56.067	180.9
ODTXXN04	4	56.067	185.1
ODTXXN08	8	58.198	194.8
ODTXXN12	12	58.198	201.6

a. See page 2-13 for power equation.

Propagation Delays (ns)

Conditions: T_J = 25°C, V_{DD} = 5V, Typical Process

ODTXXN01	Capacitive Load (pF)		15	25	35	50	75 (max)
	From: A	To: PADM	t _{ZL}				
			13.988	20.592	27.190	37.244	54.511

AMI500HXPf 0.5 micron CMOS Pad Library

Cell	Capacitive Load (pF)		15	50	75	100	150 (max)
	ODTXXN02	From: A To: PADM	t_{zL}	4.749	12.644	18.368	24.051
ODTXXN04	Capacitive Load (pF)		15	50	100	200	300 (max)
	From: A To: PADM	t_{zL}	2.129	5.093	9.329	17.792	26.238
ODTXXN08	Capacitive Load (pF)		15	50	100	200	300 (max)
	From: A To: PADM	t_{zL}	1.282	2.772	4.846	9.023	13.247
ODTXXN12	Capacitive Load (pF)		15	50	100	200	300 (max)
	From: A To: PADM	t_{zL}	1.112	2.224	3.754	6.813	9.866

Delay will vary with input conditions. See page 2-15 for interconnect estimates.

Tristate Timing

Conditions: $T_J = 25^\circ\text{C}$, $V_{DD} = 5\text{V}$, Typical Process

From	Delay (ns) To	Parameter	Cell				
			ODTXXN01	ODTXXN02	ODTXXN04	ODTXXN08	ODTXXN12
A	PADM	t_{LZ}	0.258	0.358	0.551	0.630	0.783

AMI500HXP 0.5 micron CMOS Pad Library

Description

ODTXXXxx is a family of 1 to 12 mA, non-inverting, LVTTTL-level output buffer pieces.

Logic Symbol	Truth Table						
	<table border="1"> <thead> <tr> <th>A</th> <th>PADM</th> </tr> </thead> <tbody> <tr> <td>L</td> <td>L</td> </tr> <tr> <td>H</td> <td>H</td> </tr> </tbody> </table>	A	PADM	L	L	H	H
A	PADM						
L	L						
H	H						

HDL Syntax

Verilog ODTXXXxx *inst_name* (PADM, A);
 VHDL..... *inst_name*: ODTXXXxx port map (PADM, A);

Pin Loading

Pin Name	Load				
	ODTXXX01	ODTXXX02	ODTXXX04	ODTXXX08	ODTXXX12
A (eq-load)	3.8	3.8	5.7	7.8	7.7

Power Characteristics

Cell	Output Drive (mA)	Power Characteristics ^a	
		Static I _{DD} (T _J = 85°C) (nA)	EQL _{pd} (Eq-load)
ODTXXX01	1	56.116	183.9
ODTXXX02	2	56.116	190.1
ODTXXX04	4	57.153	202.3
ODTXXX08	8	58.247	227.5
ODTXXX12	12	58.247	247.7

a. See page 2-13 for power equation.

Propagation Delays (ns)

Conditions: T_J = 25°C, V_{DD} = 5V, Typical Process

ODTXXX01	Capacitive Load (pF)		15	25	35	50	75 (max)
	From: A	t _{PLH}	2.460	3.594	4.729	6.419	9.194
	To: PADM	t _{PHL}	7.278	10.621	13.992	19.087	27.647

Pad Logic

AMI500HXP 0.5 micron CMOS Pad Library

ODTXXX02	Capacitive Load (pF)		15	50	75	100	150 (max)
	From: A	t_{PLH}	1.487	3.437	4.827	6.219	9.014
To: PADM	t_{PHL}	3.990	9.902	14.142	18.376	26.808	
ODTXXX04	Capacitive Load (pF)		15	50	100	200	300 (max)
	From: A	t_{PLH}	0.987	1.990	3.379	6.153	8.941
To: PADM	t_{PHL}	2.304	5.229	9.445	17.905	26.356	
ODTXXX08	Capacitive Load (pF)		15	50	100	200	300 (max)
	From: A	t_{PLH}	0.864	1.416	2.159	3.602	5.006
To: PADM	t_{PHL}	1.564	3.038	5.154	9.347	13.498	
ODTXXX12	Capacitive Load (pF)		15	50	100	200	300 (max)
	From: A	t_{PLH}	0.885	1.306	1.829	2.801	3.730
To: PADM	t_{PHL}	1.574	2.651	4.196	7.258	10.273	

Delay will vary with input conditions. See page 2-15 for interconnect estimates.

AMI500HXP 0.5 micron CMOS Pad Library

Description

PLD3 is an active pull-down buffer piece.

Logic Symbol	Truth Table	Pin Loading
<p>The logic symbol for PLD3 is a rectangular box with a stepped top edge. A node labeled 'PADM' is connected to the top edge of the box. A vertical line with a double-headed arrow and a ground symbol at the bottom connects the PADM node to ground, representing an active pull-down network.</p>	<p>N/A</p>	<p>N/A</p>

Pad Logic

HDL Syntax

Verilog PLD3 *inst_name* (PADM);
 VHDL..... *inst_name*: PLD3 port map (PADM);


Power Characteristics

Parameter	Value	Units
Static I_{DD} ($T_J = 85^\circ\text{C}$)	17.586	nA
EQL_{pd}	174.0	Eq-load

See page 2-13 for power equation.

Description

PLP3 is a programmable pull-up/pull-down buffer piece.

Logic Symbol	Truth Table	Pin Loading																					
	<table border="1"> <thead> <tr> <th>MA</th> <th>MB</th> <th>PADM Function</th> </tr> </thead> <tbody> <tr> <td>L</td> <td>L</td> <td>Pull-down</td> </tr> <tr> <td>H</td> <td>H</td> <td>Pull-up</td> </tr> <tr> <td>H</td> <td>L</td> <td>Tristate</td> </tr> <tr> <td>L</td> <td>H</td> <td>Tristate</td> </tr> </tbody> </table>	MA	MB	PADM Function	L	L	Pull-down	H	H	Pull-up	H	L	Tristate	L	H	Tristate	<table border="1"> <thead> <tr> <th></th> <th>Load</th> </tr> </thead> <tbody> <tr> <td>MA</td> <td>2.3 eqI</td> </tr> <tr> <td>MB</td> <td>1.9 eqI</td> </tr> </tbody> </table>		Load	MA	2.3 eqI	MB	1.9 eqI
MA	MB	PADM Function																					
L	L	Pull-down																					
H	H	Pull-up																					
H	L	Tristate																					
L	H	Tristate																					
	Load																						
MA	2.3 eqI																						
MB	1.9 eqI																						

HDL Syntax

Verilog PLP3 *inst_name* (PADM, MA, MB);

VHDL..... *inst_name*: PLP3 port map (PADM, MA, MB);

Power Characteristics

Parameter	Value	Units
Static I_{DD} ($T_J = 85^\circ\text{C}$)	17.586	nA
EQL_{pd}	171.0	Eq-load

See page 2-13 for power equation.

AMI500HXP 0.5 micron CMOS Pad Library

Description

PLU3 is an active pull-up buffer piece.

Logic Symbol	Truth Table	Pin Loading
<p>The logic symbol for PLU3 is a buffer with a pull-up resistor. The input is on the left, and the output is on the right. A pull-up resistor is connected to the output node, labeled PADM. The resistor is connected to a supply voltage source (VDD).</p>	<p>N/A</p>	<p>N/A</p>

HDL Syntax

Verilog PLU3 *inst_name* (PADM);
 VHDL..... *inst_name*: PLU3 port map (PADM);

Power Characteristics


Parameter	Value	Units
Static I_{DD} ($T_J = 85^\circ\text{C}$)	17.595	nA
EQL_{pd}	174.0	Eq-load

See page 2-13 for power equation.
 Delay will vary with input conditions. See page 2-15 for interconnect estimates.

Pad Logic

Description

PWRPAD is a generic power pad used to define the connection of a chip power pin to logical buses in the device. For more information on power and ground buses, as well as PWRPAD usage see "Interconnect Load Estimation" on page 2-15.



PWRPAD has the following parameters:

- LVDD: this parameter receives a string value that defines the name of the power supply that PWRPAD drives.
- CONTACT: this parameter receives a string value that defines the logical buses that PWRPAD connects to.

Verilog Syntax

```
defparam SUPPLY_5V.LVDD = "PAD_5V",
        SUPPLY_5V.CONTACT = "IPWR,OPWR1";
PWRPAD SUPPLY_5V (.PADM(VDD_5V));
```

VHDL syntax

```
SUPPLY_5V : PWRPAD generic map (LVDD => "PAD_5V", CONTACT => "IPWR,OPWR1")
port map (PADM => VDD_5V);
```

Bolt syntax

```
PWRPAD/SUPPLY_5V VDD_5V (LVDD='PAD_5V' CONTACT="IPWR,OPWR1");
```


where:

- SUPPLY_5V is the instance name for PWRPAD
- PAD_5V is the name of the supply
- IPWR, OPWR1 are logical buses (see section ...)
- VDD_5V is the chip port name

AMI500HXP 0.5 micron CMOS Pad Library

Description

GNDPAD is a generic ground pad used to define the connection of a chip ground pin to logical buses in the device. For more information on power and ground buses, as well as GNDPAD usage see "Interconnect Load Estimation" on page 2-15.



GNDPAD has the following parameters:

- LVSS: this parameter receives a string value that defines the name of the ground that GNDPAD drives.
- CONTACT: this parameter receives a string value that defines the logical buses that GNDPAD connects to.

Verilog syntax

```
defparam GROUND1.LVSS = "VSS",  
         GROUND1.CONTACT = "CGND,OGND";  
GNDPAD GROUND1 (.PADM(VSS1));
```

VHDL syntax

```
GROUND1 : GNDPAD generic map (LVSS => "VSS", CONTACT => "CGND,OGND")  
port map (PADM => VSS1);
```

Bolt syntax


```
.GNDPAD/GROUND1 VSS1 (LVSS='VSS' CONTACT="CGND,OGND");
```

where:

- GROUND1 is the instance name for GNDPAD
- VSS is the name of the supply
- CGND,OGND are logical buses (see section ...)
- VSS1 is the chip port name

Description

SHFTOUT is a mixed voltage single output pad piece used for level-shifting from a 3.3V core to a 5.0V pad.

Logic Symbol	Truth Table	Pin Loading										
	<table border="1"> <thead> <tr> <th>A</th> <th>QA</th> </tr> </thead> <tbody> <tr> <td>L</td> <td>L</td> </tr> <tr> <td>H</td> <td>H</td> </tr> </tbody> </table>	A	QA	L	L	H	H	<table border="1"> <thead> <tr> <th>A</th> <th>Load</th> </tr> </thead> <tbody> <tr> <td></td> <td>4.1</td> </tr> </tbody> </table>	A	Load		4.1
A	QA											
L	L											
H	H											
A	Load											
	4.1											

HDL Syntax

Verilog SHFTOUT *inst_name* (QA, A);

VHDL..... *inst_name*: SHFTOUT port map (QA, A);

Power Characteristics

Parameter	Value	Units
Static I_{DD} ($T_J = 85^\circ\text{C}$)	6.976	nA
EQL_{pd}	8.2	eql

Propagation Delays

*See note at beginning of section to compute total delay.

Conditions: $T_J = 25^\circ\text{C}$, $V_{DD} = 3.3\text{V}$, Typical Process

From	Delay (ns)	To	Parameter	Number of Equivalent Loads				
				1	3	6	10	13 (max)
A		QA	t_{PLH}	0.246	0.274	0.317	0.373	0.416
			t_{PHL}	0.236	0.277	0.329	0.391	0.434

Pad
Logic

SHFTOUTT

AMI500HXP 0.5 micron CMOS Pad Library

Description

SHFTOUTT is a mixed voltage dual output pad piece used for level-shifting from a 3.3V core to a 5.0V pad.

Logic Symbol	Truth Table	Pin Loading																										
	<table border="1"> <thead> <tr> <th>A</th> <th>EN</th> <th>QA</th> <th>QEN</th> </tr> </thead> <tbody> <tr> <td>L</td> <td>X</td> <td>L</td> <td>X</td> </tr> <tr> <td>H</td> <td>X</td> <td>H</td> <td>X</td> </tr> <tr> <td>X</td> <td>L</td> <td>X</td> <td>L</td> </tr> <tr> <td>X</td> <td>H</td> <td>X</td> <td>H</td> </tr> </tbody> </table>	A	EN	QA	QEN	L	X	L	X	H	X	H	X	X	L	X	L	X	H	X	H	<table border="1"> <thead> <tr> <th></th> <th>Load</th> </tr> </thead> <tbody> <tr> <td>A(eql)</td> <td>3.3</td> </tr> <tr> <td>EN(eql)</td> <td>3.0</td> </tr> </tbody> </table>		Load	A(eql)	3.3	EN(eql)	3.0
A	EN	QA	QEN																									
L	X	L	X																									
H	X	H	X																									
X	L	X	L																									
X	H	X	H																									
	Load																											
A(eql)	3.3																											
EN(eql)	3.0																											

HDL Syntax

Verilog SHFTOUTT *inst_name* (QA, QEN, A, EN);

VHDL..... *inst_name*: SHFTOUTT port map (QA, QEN, A, EN);

Power Characteristics

Parameter	Value	Units
Static I_{DD} ($T_J = 85^\circ\text{C}$)	7.885	nA
EQL_{pd}	10.5	eql

Propagation Delays

*See note at beginning of section to compute total delay.

Conditions: $T_J = 25^\circ\text{C}$, $V_{DD} = 3.3\text{V}$, Typical Process

From	Delay (ns)	To	Parameter	Number of Equivalent Loads				
				1	2	4	6	8 (max)
A		QA	t_{PLH}	0.293	0.319	0.368	0.421	0.481
			t_{PHL}	0.280	0.319	0.390	0.457	0.522
EN		QEN	t_{PLH}	0.270	0.298	0.351	0.405	0.457
			t_{PHL}	0.273	0.310	0.381	0.449	0.517