

**0.35 Micron CMOS Pad Library
Datasheets
AMI350XXPE 3.3/5.0 Volt
Section 4**

AMI350XXPE 0.35 micron CMOS Pad Library

Input Drive Pieces

Name	Description	Page
IDCIC	Inverting 5 volt capable (cascode-gate), CMOS-level input buffer piece	4-1
IDCSC	5 volt cascoded-gate non-inverting, CMOS-level Schmitt trigger input buffer piece.....	4-2
IDCXC	5 volt cascoded-gate non-inverting, CMOS-level Schmitt trigger input buffer piece.....	4-3
IDPXC	5 volt capable (cascode-gate) non-inverting, 33MHz PCI-level input buffer piece	4-4
IDVSC	5-volt capable (cascode-gate) non-inverting, LVTTL-level Schmitt input buffer piece.....	4-5
IDVXC	5-Volt capable (cascode-gate) non-inverting, LVTTL-level input buffer piece	4-6

Pull Pieces

PLDC	5-Volt capable (cascode-gate) active pull-down buffer piece	4-18
PLUC	5-Volt capable (cascode-gate) active pull-up buffer piece	4-19

Pad Selection Guide



AMI350XXPE 0.35 micron CMOS Pad Library

Output Drive Pieces

Name	Description	Page
ODCSCExx	Family of 4 to 12 mA, 5-Volt capable (cascode-gate), non-inverting, CMOS-level, tristate output pieces with active low enables and controlled slew rate outputs.....	4-7
ODCSCXxx	Family of 4 to 12 mA, 5-Volt capable (cascode-gate), non-inverting, CMOS-level, output pieces w/slew rate outputs.....	4-9
ODCXCExx	Family of 1 to 12 mA, 5-volt capable (cascode-gate), non-inverting, CMOS-level, tristate output pieces with active low enables.....	4-11
ODCXCXxx	Family of 1 to 12 mA, 5-volt capable (cascode-gate), non-inverting, CMOS-level output pieces	4-14
ODPSCE33	33 MHz PCI, non-inverting, 5 volt capable, tristate buffer piece with active low enable	4-16

DATASHEETS

AMI350XXPE 0.35 micron CMOS Pad Library

Description

IDCIC is an inverting 5 volt capable (cascode-gate), CMOS-level input buffer piece.

Logic Symbol	Truth Table	Pin Loading										
	<table border="1"> <thead> <tr> <th>PADM</th> <th>QC</th> </tr> </thead> <tbody> <tr> <td>L</td> <td>H</td> </tr> <tr> <td>H</td> <td>L</td> </tr> </tbody> </table>	PADM	QC	L	H	H	L	<table border="1"> <thead> <tr> <th></th> <th>Load</th> </tr> </thead> <tbody> <tr> <td>PADM</td> <td>4.76 pF</td> </tr> </tbody> </table>		Load	PADM	4.76 pF
PADM	QC											
L	H											
H	L											
	Load											
PADM	4.76 pF											

HDL Syntax

Verilog IDCIC *inst_name* (QC, PADM);

VHDL *inst_name*: IDCIC port map (QC, PADM);

Power Characteristics

Parameter	Value	Units
Static I_{DD} ($T_J = 85^\circ\text{C}$)	10.201	nA
EQL_{pd}	28.4	Eq-load

See page 2-13 for power equation.

Propagation Delays


Conditions: $T_J = 25^\circ\text{C}$, $V_{DD} = 5.0\text{V}$, Typical Process

Delay (ns)		Parameter	Number of Equivalent Loads				
From	To		1	18	36	54	72 (max)
PADM	QC	t_{PLH}	0.672	0.747	0.807	0.857	0.904
		t_{PHL}	2.136	2.180	2.208	2.234	2.258

AMI350XXPE 0.35 micron CMOS Pad Library

Description

IDCSC is a 5 volt cascoded-gate non-inverting, CMOS-level input buffer piece.

Logic Symbol	Truth Table	Pin Loading										
	<table border="1"> <thead> <tr> <th>PADM</th> <th>QC</th> </tr> </thead> <tbody> <tr> <td>L</td> <td>L</td> </tr> <tr> <td>H</td> <td>H</td> </tr> </tbody> </table>	PADM	QC	L	L	H	H	<table border="1"> <thead> <tr> <th></th> <th>Load</th> </tr> </thead> <tbody> <tr> <td>PADM</td> <td>4.76 pF</td> </tr> </tbody> </table>		Load	PADM	4.76 pF
PADM	QC											
L	L											
H	H											
	Load											
PADM	4.76 pF											

HDL Syntax

Verilog IDCSC *inst_name* (QC, PADM);
 VHDL..... *inst_name*: IDCSC port map (QC, PADM);

Power Characteristics

Parameter	Value	Units
Static I_{DD} ($T_J = 85^\circ\text{C}$)	11.930	nA
EQL_{pd}	36.4	Eq-load

See page 2-13 for power equation.

Propagation Delays

Conditions: $T_J = 25^\circ\text{C}$, $V_{DD} = 5.0\text{V}$, Typical Process

From	Delay (ns)	To	Parameter	Number of Equivalent Loads				
				1	18	36	54	72 (max)
PADM		QC	t_{PLH}	4.651	4.678	4.698	4.717	4.736
			t_{PHL}	0.891	0.963	1.015	1.057	1.092

Delay will vary with input conditions. See page 2-15 for interconnect estimates.

Pad Logic

AMI350XXPE 0.35 micron CMOS Pad Library

Description

IDCXC is a 5 volt cascoded-gate non-inverting, CMOS-level input buffer piece.

Logic Symbol	Truth Table	Pin Loading										
	<table border="1"> <thead> <tr> <th>PADM</th> <th>QC</th> </tr> </thead> <tbody> <tr> <td>L</td> <td>L</td> </tr> <tr> <td>H</td> <td>H</td> </tr> </tbody> </table>	PADM	QC	L	L	H	H	<table border="1"> <thead> <tr> <th>PADM</th> <th>Load</th> </tr> </thead> <tbody> <tr> <td></td> <td>4.76 pF</td> </tr> </tbody> </table>	PADM	Load		4.76 pF
PADM	QC											
L	L											
H	H											
PADM	Load											
	4.76 pF											

HDL Syntax

Verilog IDCXC *inst_name* (QC, PADM);

VHDL..... *inst_name*: IDCXC port map (QC, PADM);

Power Characteristics

Parameter	Value	Units
Static I_{DD} ($T_J = 85^\circ\text{C}$)	11.929	nA
EQL_{pd}	31.8	Eq-load

See page 2-13 for power equation.

Propagation Delays

Conditions: $T_J = 25^\circ\text{C}$, $V_{DD} = 5.0\text{V}$, Typical Process

From	Delay (ns)	To	Parameter	Number of Equivalent Loads				
				1	18	36	54	72 (max)
PADM		QC	t_{PLH}	2.133	2.173	2.206	2.235	2.262
			t_{PHL}	0.665	0.750	0.801	0.838	0.870

Delay will vary with input conditions. See page 2-15 for interconnect estimates.

Pad Logic

AMI350XXPE 0.35 micron CMOS Pad Library

Description

IDPXC is a 5 volt capable (cascode-gate) non-inverting, 33MHz PCI-level input buffer piece to be used in conjunction with 33MHz PCI ODPSC33 piece.

Logic Symbol	Truth Table	Pin Loading										
	<table border="1"> <thead> <tr> <th>PADM</th> <th>QC</th> </tr> </thead> <tbody> <tr> <td>L</td> <td>L</td> </tr> <tr> <td>H</td> <td>H</td> </tr> </tbody> </table>	PADM	QC	L	L	H	H	<table border="1"> <thead> <tr> <th></th> <th>Load</th> </tr> </thead> <tbody> <tr> <td>PADM</td> <td>4.76 pF</td> </tr> </tbody> </table>		Load	PADM	4.76 pF
PADM	QC											
L	L											
H	H											
	Load											
PADM	4.76 pF											

HDL Syntax

Verilog IDPXC *inst_name* (QC, PADM);

VHDL..... *inst_name*: IDPXC port map (QC, PADM);

Power Characteristics

Parameter	Value	Units
Static I_{DD} ($T_J = 85^\circ\text{C}$)	9.558	nA
EQL_{pd}	26.9	Eq-load

See page 2-13 for power equation.

Propagation Delays

Conditions: $T_J = 25^\circ\text{C}$, $V_{DD} = 5.0\text{V}$, Typical Process

From	Delay (ns)	To	Parameter	Number of Equivalent Loads				
				1	18	36	54	72 (max)
PADM		QC	t_{PLH}	0.521	0.605	0.686	0.751	0.801
			t_{PHL}	0.509	0.619	0.685	0.733	0.771

Delay will vary with input conditions. See page 2-15 for interconnect estimates.

Pad
Logic

AMI350XXPE 0.35 micron CMOS Pad Library

Description

IDVSC is a 5-volt capable (cascode-gate) non-inverting, LVTTTL-level Schmitt input buffer piece.

Logic Symbol	Truth Table	Pin Loading										
	<table border="1"> <thead> <tr> <th>PADM</th> <th>QC</th> </tr> </thead> <tbody> <tr> <td>L</td> <td>L</td> </tr> <tr> <td>H</td> <td>H</td> </tr> </tbody> </table>	PADM	QC	L	L	H	H	<table border="1"> <thead> <tr> <th>PADM</th> <th>Load</th> </tr> </thead> <tbody> <tr> <td></td> <td>4.76 pF</td> </tr> </tbody> </table>	PADM	Load		4.76 pF
PADM	QC											
L	L											
H	H											
PADM	Load											
	4.76 pF											

HDL Syntax

Verilog IDVSC inst_IDVSC (QC, PADM);
 VHDL..... inst_IDVSC : IDVSC port map (QC, PADM);

Power Characteristics

Parameter	Value	Units
Static I_{DD} ($T_J = 85^\circ\text{C}$)	9.781	nA
EQL_{pd}	27.7	Eq-load

See page 2-13 for power equation.

Propagation Delays

Conditions: $T_J = 25^\circ\text{C}$, $V_{DD} = V$, Typical Process

From	Delay (ns)	To	Parameter	Number of Equivalent Loads				
				1	18	36	54	72 (max)
PADM		QC	t_{PLH}	1.118	1.200	1.240	1.273	1.305
			t_{PHL}	1.055	1.083	1.137	1.208	1.292

Delay will vary with input conditions. See page 2-15 for interconnect estimates

Pad Logic

AMI350XXPE 0.35 micron CMOS Pad Library

Description

IDVXC is a 5-volt capable (cascode-gate) non-inverting, TTL-level input buffer piece

Logic Symbol	Truth Table	Pin Loading										
	<table border="1"> <thead> <tr> <th>PADM</th> <th>QC</th> </tr> </thead> <tbody> <tr> <td>L</td> <td>L</td> </tr> <tr> <td>H</td> <td>H</td> </tr> </tbody> </table>	PADM	QC	L	L	H	H	<table border="1"> <thead> <tr> <th>PADM</th> <th>Load</th> </tr> </thead> <tbody> <tr> <td></td> <td>4.76 pF</td> </tr> </tbody> </table>	PADM	Load		4.76 pF
PADM	QC											
L	L											
H	H											
PADM	Load											
	4.76 pF											

HDL Syntax

Verilog IDVXC inst_IDVXC (QC, PADM);

VHDL..... inst_IDVXC : IDVXC port map (QC, PADM);

Power Characteristics

Parameter	Value	Units
Static I_{DD} ($T_J = 85^\circ\text{C}$)	9.558	nA
EQL_{pd}	25.9	Eq-load

See page 2-13 for power equation.

Propagation Delays

Conditions: $T_J = 25^\circ\text{C}$, $V_{DD} = 5.0\text{V}$, Typical Process

From	Delay (ns)	To	Parameter	Number of Equivalent Loads				
				1	10	19	28	38 (max)
PADM		QC	t_{PLH}	0.637	0.685	0.710	0.730	0.749
			t_{PHL}	0.479	0.534	0.566	0.592	0.617

Delay will vary with input conditions. See page 2-15 for interconnect estimates

Pad
Logic

AMI350XXPE 0.35 micron CMOS Pad Library

Description

ODCSCExx is a family of 4 to 12 mA, 5-volt capable (cascode-gate), non-inverting, CMOS-level, tristate output buffer pieces with active low enables and controlled slew rate outputs.

Logic Symbol	Truth Table												
	<table border="1"> <thead> <tr> <th>EN</th> <th>A</th> <th>PADM</th> </tr> </thead> <tbody> <tr> <td>L</td> <td>L</td> <td>L</td> </tr> <tr> <td>L</td> <td>H</td> <td>H</td> </tr> <tr> <td>H</td> <td>X</td> <td>Z</td> </tr> </tbody> </table>	EN	A	PADM	L	L	L	L	H	H	H	X	Z
EN	A	PADM											
L	L	L											
L	H	H											
H	X	Z											

HDL Syntax

Verilog ODCSCExx *inst_name* (PADM, A, EN);

VHDL *inst_name*: ODCSCExx port map (PADM, A, EN);

Pin Loading

Pin Name	Load		
	ODCSCE04	ODCSCE08	ODCSCE12
A (eq-load)	3.5	3.5	3.5
EN (eq-load)	3.4	3.4	3.4
PADM (pF)	4.82	4.82	4.82

Power Characteristics

Cell	Output Drive (mA)	Power Characteristics ^a	
		Static I _{DD} (T _J = 85°C) (nA)	EQL _{pd} (Eq-load)
ODCSCE04	4	108.464	477.3
ODCSCE08	8	108.464	522.7
ODCSCE12	12	108.464	543.6

a. See page 2-13 for power equation.

AMI350XXPE 0.35 micron CMOS Pad Library

Propagation Delays (ns)

Conditions: $T_J = 25^\circ\text{C}$, $V_{DD} = 5.0\text{V}$, Typical Process

	Capacitive Load (pF)		15	50	100	200	300 (max)	
	ODCSCE04	From: A To: PADM	t_{PLH}	5.159	7.638	11.140	18.080	25.037
t_{PHL}			3.951	5.755	7.671	11.371	15.278	
From: EN To: PADM		t_{ZH}	5.264	7.686	11.182	18.064	25.026	
		t_{ZL}	2.652	4.295	6.289	10.062	13.833	
ODCSCE08		From: A To: PADM	t_{PLH}	4.560	5.941	7.667	11.059	14.600
			t_{PHL}	3.313	4.436	5.719	7.793	9.525
	From: EN To: PADM	t_{ZH}	4.310	5.785	7.701	11.190	14.432	
		t_{ZL}	2.023	3.175	4.359	6.377	8.280	
	ODCSCE12	From: A To: PADM	t_{PLH}	4.244	5.885	7.668	10.943	14.711
			t_{PHL}	3.114	4.057	5.133	6.749	7.922
From: EN To: PADM		t_{ZH}	4.327	5.737	7.637	11.187	14.513	
		t_{ZL}	1.799	2.777	3.784	5.333	6.597	

Pad Logic

Tristate Timing

Conditions: $T_J = 25^\circ\text{C}$, $V_{DD} = 5.0\text{V}$, Typical Process

From	Delay (ns) To	Parameter	Cell		
			ODCSCE04	ODCSCE08	ODCSCE12
EN	PADM	t_{HZ}	1.400	1.513	1.512
		t_{LZ}	1.122	1.315	1.516

Delay will vary with input conditions. See page 2-15 for interconnect estimates.

AMI350XXPE 0.35 micron CMOS Pad Library

Description

ODCSCXxx is a family of 4 to 12 mA, non-inverting, 5-volt capable (cascode-gate), CMOS-level, output buffer pieces with controlled slew rate outputs.

Logic Symbol	Truth Table						
	<table border="1"> <thead> <tr> <th>A</th> <th>PADM</th> </tr> </thead> <tbody> <tr> <td>L</td> <td>L</td> </tr> <tr> <td>H</td> <td>H</td> </tr> </tbody> </table>	A	PADM	L	L	H	H
A	PADM						
L	L						
H	H						

HDL Syntax

Verilog ODCSCXxx *inst_name* (PADM, A);

VHDL..... *inst_name*: ODCSCXxx port map (PADM, A);

Pad Logic

Pin Loading

Pin Name	Load		
	ODCSCX04	ODCSCX08	ODCSCX12
A (eq-load)	4.5	4.5	4.5

Power Characteristics

Cell	Output Drive (mA)	Power Characteristics ^a	
		Static I _{DD} (T _J = 85°C) (nA)	EQL _{pd} (Eq-load)
ODCSCX04	4	106.975	468.8
ODCSCX08	8	106.975	514.2
ODCSCX12	12	106.975	535.2

a. See page 2-13 for power equation.

AMI350XXPE 0.35 micron CMOS Pad Library

Propagation Delays (ns)

Conditions: $T_J = 25^\circ\text{C}$, $V_{DD} = 5.0\text{V}$, Typical Process

ODCSCX04	Capacitive Load (pF)		15	50	100	200	300 (max)
	From: A To: PADM	t_{PLH} t_{PHL}	5.016 3.905	7.525 5.516	11.078 7.457	18.054 11.302	24.903 14.989
ODCSCX08	Capacitive Load (pF)		15	50	100	200	300 (max)
	From: A To: PADM	t_{PLH} t_{PHL}	4.131 3.484	5.671 4.431	7.529 5.582	10.829 7.631	14.484 9.501
ODCSCX12	Capacitive Load (pF)		15	50	100	200	300 (max)
	From: A To: PADM	t_{PLH} t_{PHL}	4.207 3.135	5.638 4.081	7.449 5.129	10.910 6.586	14.417 7.951

AMI350XXPE 0.35 micron CMOS Pad Library

Description

ODCXCExx is a family of 1 to 12 mA, 5-volt capable (cascode-gate), non-inverting, CMOS-level, tristate output buffer pieces with active low enables.

Logic Symbol	Truth Table												
	<table border="1"> <thead> <tr> <th>EN</th> <th>A</th> <th>PADM</th> </tr> </thead> <tbody> <tr> <td>L</td> <td>L</td> <td>L</td> </tr> <tr> <td>L</td> <td>H</td> <td>H</td> </tr> <tr> <td>H</td> <td>X</td> <td>Z</td> </tr> </tbody> </table>	EN	A	PADM	L	L	L	L	H	H	H	X	Z
EN	A	PADM											
L	L	L											
L	H	H											
H	X	Z											

HDL Syntax

Verilog ODCXCExx *inst_name* (PADM, A, EN);

VHDL *inst_name*: ODCXCExx port map (PADM, A, EN);

Pin Loading

Pin Name	Load				
	ODCXCE01	ODCXCE02	ODCXCE04	ODCXCE08	ODCXCE12
A (eq-load)	3.5	3.5	3.5	3.5	3.5
EN (eq-load)	3.4	3.4	3.4	3.4	3.4
PADM (pF)	4.82	4.82	4.82	4.82	4.82

Power Characteristics

Cell	Output Drive (mA)	Power Characteristics ^a	
		Static I _{DD} (T _J = 85°C) (nA)	EQL _{pd} (Eq-load)
ODCXCE01	1	110.671	332.8
ODCXCE02	2	110.671	345.0
ODCXCE04	4	110.671	369.1
ODCXCE08	8	110.671	414.5
ODCXCE12	12	110.671	435.4

a. See page 2-13 for power equation.

AMI350XXPE 0.35 micron CMOS Pad Library

Propagation Delays (ns)

Conditions: $T_J = 25^\circ\text{C}$, $V_{DD} = 5.0\text{V}$, Typical Process

ODCXCE01	Capacitive Load (pF)		15	25	35	50	75 (max)
	From: A To: PADM	t_{PLH} t_{PHL}	8.943 4.959	11.705 6.491	14.456 8.100	18.621 10.506	25.716 14.192
	From: EN To: PADM	t_{ZH} t_{ZL}	8.692 3.783	11.583 5.316	14.457 6.849	18.710 9.150	25.657 12.993
ODCXCE02	Capacitive Load (pF)		15	50	75	100	150 (max)
	From: A To: PADM	t_{PLH} t_{PHL}	5.761 3.480	10.404 6.168	13.822 8.076	17.305 9.988	24.407 13.839
	From: EN To: PADM	t_{ZH} t_{ZL}	5.577 2.049	10.591 4.826	14.081 6.730	17.528 8.626	24.332 12.491
ODCXCE04	Capacitive Load (pF)		15	50	100	200	300 (max)
	From: A To: PADM	t_{PLH} t_{PHL}	4.091 2.742	6.507 4.026	9.978 5.887	16.938 9.626	23.905 13.349
	From: EN To: PADM	t_{ZH} t_{ZL}	4.166 1.350	6.611 2.660	10.104 4.521	17.066 8.268	23.988 12.005
ODCXCE08	Capacitive Load (pF)		15	50	100	200	300 (max)
	From: A To: PADM	t_{PLH} t_{PHL}	3.569 2.495	4.771 3.113	6.395 4.006	9.755 5.853	13.383 7.783
	From: EN To: PADM	t_{ZH} t_{ZL}	3.531 1.056	4.772 1.706	6.457 2.655	9.879 4.551	13.430 6.376
ODCXCE12	Capacitive Load (pF)		15	50	100	200	300 (max)
	From: A To: PADM	t_{PLH} t_{PHL}	3.411 2.370	4.673 2.911	6.413 3.503	9.818 4.710	13.355 6.038
	From: EN To: PADM	t_{ZH} t_{ZL}	3.403 1.035	4.697 1.512	6.472 2.165	9.901 3.423	13.407 4.650

AMI350XXPE 0.35 micron CMOS Pad Library

Tristate Timing

Conditions: $T_J = 25^{\circ}\text{C}$, $V_{DD} = 5.0\text{V}$, Typical Process

From	Delay (ns) To	Parameter	Cell				
			ODCXCE01	ODCXCE02	ODCXCE04	ODCXCE08	ODCXCE12
EN	PADM	t_{HZ}	1.213	1.240	1.287	1.380	1.380
		t_{LZ}	0.419	0.479	0.594	0.781	0.977

AMI350XXPE 0.35 micron CMOS Pad Library

Description

ODCXCXxx is a family of 1 to 12 mA, 5-volt capable (cascode-gate), non-inverting, CMOS-level output buffer pieces.

Logic Symbol	Truth Table						
	<table border="1"> <thead> <tr> <th>A</th> <th>PADM</th> </tr> </thead> <tbody> <tr> <td>L</td> <td>L</td> </tr> <tr> <td>H</td> <td>H</td> </tr> </tbody> </table>	A	PADM	L	L	H	H
A	PADM						
L	L						
H	H						

HDL Syntax

Verilog ODCXCXxx *inst_name* (PADM, A);

VHDL *inst_name*: ODCXCXxx port map (PADM, A);

Pin Loading

Pin Name	Load				
	ODCXCX01	ODCXCX02	ODCXCX04	ODCXCX08	ODCXCX12
A (eq-load)	4.4	4.4	4.4	4.4	4.4

Power Characteristics

Cell	Output Drive (mA)	Power Characteristics ^a	
		Static I _{DD} (T _J = 85°C) (nA)	EQL _{pd} (Eq-load)
ODCXCX01	1	109.182	326.8
ODCXCX02	2	109.182	339.0
ODCXCX04	4	109.182	363.1
ODCXCX08	8	109.182	408.5
ODCXCX12	12	109.182	429.4

a. See page 2-13 for power equation.

AMI350XXPE 0.35 micron CMOS Pad Library

Propagation Delays (ns)

Conditions: $T_J = 25^\circ\text{C}$, $V_{DD} = 5.0\text{V}$, Typical Process

ODCX _{CXX}	Capacitive Load (pF)		15	25	35	50	75 (max)
	From: A	t_{PLH}	8.536	11.378	14.253	18.543	25.500
To: PADM	t_{PHL}	5.283	6.775	8.280	10.568	14.449	
ODCX _{CXX}	Capacitive Load (pF)		15	50	75	100	150 (max)
	From: A	t_{PLH}	5.389	10.309	13.776	17.220	24.061
To: PADM	t_{PHL}	3.320	6.165	8.139	10.053	13.743	
ODCX _{CXX}	Capacitive Load (pF)		15	50	100	200	300 (max)
	From: A	t_{PLH}	3.999	6.422	9.820	16.721	23.762
To: PADM	t_{PHL}	2.578	3.920	5.809	9.542	13.242	
ODCX _{CXX}	Capacitive Load (pF)		15	50	100	200	300 (max)
	From: A	t_{PLH}	3.254	4.557	6.244	9.616	13.239
To: PADM	t_{PHL}	2.315	3.001	3.953	5.813	7.641	
ODCX _{CXX}	Capacitive Load (pF)		15	50	100	200	300 (max)
	From: A	t_{PLH}	3.372	4.509	6.172	9.719	13.111
To: PADM	t_{PHL}	2.192	2.693	3.326	4.567	5.813	


Delay will vary with input conditions. See page 2-15 for interconnect estimates.

AMI350XXPE 0.35 micron CMOS Pad Library

Description

ODPSCE33 is a 33 MHz, 3.3v/ 5.0v, PCI Rev 2.1 compliant, 3V/5V -capable drive.

NOTE: ODPSC33 is not 5V tolerant.

Logic Symbol	Truth Table	Pin Loading																				
 <p>The logic symbol for ODPSC33 shows an input EN, an input A labeled as PCI, and an output PADM. The symbol includes a triangle with 'SL' inside, indicating a Schmitt trigger input.</p>	<table border="1"> <thead> <tr> <th>EN</th> <th>A</th> <th>PADM</th> </tr> </thead> <tbody> <tr> <td>L</td> <td>L</td> <td>L</td> </tr> <tr> <td>L</td> <td>H</td> <td>H</td> </tr> <tr> <td>H</td> <td>X</td> <td>Z</td> </tr> </tbody> </table>	EN	A	PADM	L	L	L	L	H	H	H	X	Z	<table border="1"> <thead> <tr> <th></th> <th>Load</th> </tr> </thead> <tbody> <tr> <td>A</td> <td>3.5 eqI</td> </tr> <tr> <td>EN</td> <td>3.4 eqI</td> </tr> <tr> <td>PADM</td> <td>4.82 pF</td> </tr> </tbody> </table>		Load	A	3.5 eqI	EN	3.4 eqI	PADM	4.82 pF
EN	A	PADM																				
L	L	L																				
L	H	H																				
H	X	Z																				
	Load																					
A	3.5 eqI																					
EN	3.4 eqI																					
PADM	4.82 pF																					

HDL Syntax

Verilog ODPSC33 *inst_name* (PADM, A, EN);

VHDL..... *inst_name*: ODPSC33 port map (PADM, A, EN);

Power Characteristics

Parameter	Value	Units
Static I _{DD} (T _J = 85°C)	108.464	nA
EQL _{pd}	423.8	Eq-load

See page 2-13 for power equation.

AMI350XXPE 0.35 micron CMOS Pad Library

Propagation Delays


Conditions: $T_J = 25^\circ\text{C}$, $V_{DD} = 5.0\text{V}$, Typical Process

Delay (ns)		Parameter	Capacitive Load (pF)				
From	To		15	50	100	200	300 (max)
A	PADM	t_{PLH}	3.556	4.352	5.378	7.268	9.043
		t_{PHL}	2.668	3.600	4.859	7.275	9.718
EN	PADM	t_{HZ}	1.755				
		t_{LZ}	1.383				
		t_{ZH}	3.674	4.372	5.395	7.336	9.156
		t_{ZL}	2.154	3.208	4.559	7.042	9.371

AMI350XXPE 0.35 micron CMOS Pad Library

Description

PLDC is a 5-volt capable (cascode-gate) active pull-down buffer piece.

Logic Symbol	Truth Table	Pin Loading
 <p>The logic symbol for PLDC is a cascode-gate structure. It consists of a PMOS transistor at the top, followed by a cascode PMOS transistor, and a pull-down NMOS transistor labeled PADM. The output is taken from the node between the cascode PMOS and the PADM NMOS.</p>	N/A	N/A

HDL Syntax

Verilog PLDC *inst_name* (PADM);

VHDL..... *inst_name*: PLDC port map (PADM);

Power Characteristics


Parameter	Value	Units
Static I_{DD} ($T_J = 85^\circ\text{C}$)	0.446	nA
EQL_{pd}	179.2	Eq-load

See page 2-13 for power equation.

AMI350XXPE 0.35 micron CMOS Pad Library

Description

PLUC is a 5-volt capable (cascode-gate) active pull-up buffer piece.

Logic Symbol	Truth Table	Pin Loading
 <p>The logic symbol for PLUC is a rectangular block with a stepped top edge. The top edge starts with a low step, then a higher step, and finally a peak labeled 'PADM'. Inside the block, a vertical line connects the 'PADM' peak to a pull-up transistor symbol (a vertical line with a horizontal bar at the top and a diode-like symbol at the bottom).</p>	N/A	N/A

Pad Logic

HDL Syntax

Verilog PLUC *inst_name* (PADM);
 VHDL *inst_name*: PLUC port map (PADM);

Power Characteristics

Parameter	Value	Units
Static I_{DD} ($T_J = 85^\circ\text{C}$)	0.713	nA
EQL_{pd}	175.1	Eq-load

See page 2-13 for power equation.