

! \$ ' ! \$ ' n 3 0 % #

\$ 5 ! . 3 5 \$ 6) 3 n 6) ' . \$ 6 UNLE

PARAMETER	65ERS n # TO #	96ERS n # TO #	5N	TEST CONDITIONS
ANALOG SWITCH				
Analog Signal Range			V	$V_{DD} = +4.5\text{ V}$, $V_{SS} = -4.5\text{ V}$
On Resistance (R_{ON})	45		Ω typ	$V_S = \pm 4.5\text{ V}$, $I_S = 1\text{ mA}$; Test Circuit 1
	75	90	Ω max	
On Resistance Match between Channels (ΔR_{ON})	1.3		Ω typ	
	3	3.2	Ω max	$V_S = 3.5\text{ V}$, $I_S = 1\text{ mA}$
On Resistance Flatness ($R_{FLAT(ON)}$)	10		Ω typ	$V_{DD} = +5\text{ V}$, $V_{SS} = -5\text{ V}$;
	16	17	Ω max	$V_S = \pm 3\text{ V}$, $I_S = 1\text{ mA}$
LEAKAGE CURRENTS				
Source OFF Leakage I_S (OFF)	± 0.005		nA typ	$V_{DD} = +5.5\text{ V}$, $V_{SS} = -5.5\text{ V}$
	± 0.2		nA max	$V_D = \pm 4.5\text{ V}$, $V_S = \mp 4.5\text{ V}$;
Drain OFF Leakage I_D (OFF)	± 0.005		nA typ	Test Circuit 2
ADG 658	± 0.2		nA max	$V_D = \pm 4.5\text{ V}$, $V_S = \mp 4.5\text{ V}$;
ADG 659	± 0.1		nA max	Test Circuit 3
Channel ON Leakage I_D , I_S (ON)	± 0.005		nA typ	$V_D = V_S = \pm 4.5\text{ V}$; Test Circuit 4
ADG 658	± 0.2		nA max	
ADG 659	± 0.1		nA max	
DIGITAL INPUTS				
Input High Voltage, V_{INH}		2.4	V min	
Input Low Voltage, V_{INL}		0.8	V max	
Input Current				
I_{INL} or I_{INH}	0.005		μA typ	$V_{IN} = V_{INL}$ or V_{INH}
		± 1	μA max	
C_{IN} , Digital Input Capacitance	2		pF typ	
DYNAMIC CHARACTERISTICS²				
t_{TRANS}	80		ns typ	$R_L = 300\ \Omega$, $C_L = 35\text{ pF}$
	115	140	ns max	$V_S = 3\text{ V}$; Test Circuit 5
$t_{ON}(\overline{EN})$	80		ns typ	$R_L = 300\ \Omega$, $C_L = 35\text{ pF}$
	115	140	ns max	$V_S = 3\text{ V}$; Test Circuit 7
$t_{OFF}(\overline{EN})$	30		ns typ	$R_L = 300\ \Omega$, $C_L = 35\text{ pF}$
	45	50	ns max	$V_S = 3\text{ V}$; Test Circuit 7
Break-Before-Make Time Delay, t_{BBM}	50		ns typ	$R_L = 300\ \Omega$, $C_L = 35\text{ pF}$
			ns min	$V_{S1} = V_{S2} = 3\text{ V}$; Test Circuit 6
Charge Injection	2		pC typ	$V_S = 0\text{ V}$, $R_S = 0\ \Omega$,
	4		pC max	$C_L = 1\text{ nF}$; Test Circuit 8
Off Isolation	-90		dB typ	$R_L = 50\ \Omega$, $C_L = 5\text{ pF}$,
				$f = 1\text{ MHz}$; Test Circuit 9
Total Harmonic Distortion, THD + N	0.025		% typ	$R_L = 600\ \Omega$, 2V p-p,
				$f = 20\text{ Hz to } 20\text{ kHz}$
Channel-to-Channel Crosstalk (ADG 659)	-90		dB typ	$R_L = 50\ \Omega$, $C_L = 5\text{ pF}$,
				$f = 1\text{ MHz}$; Test Circuit 11
-3 dB Bandwidth				
ADG 658	210		MHz typ	$R_L = 50\ \Omega$, $C_L = 5\text{ pF}$;
ADG 659	400		MHz typ	Test Circuit 10
C_S (OFF)	4		pF typ	$f = 1\text{ MHz}$
C_D (OFF)				
ADG 658	23		pF typ	$f = 1\text{ MHz}$
ADG 659	12		pF typ	$f = 1\text{ MHz}$
C_D , C_S (ON)				
ADG 658	28		pF typ	$f = 1\text{ MHz}$
ADG 659	16		pF typ	$f = 1\text{ MHz}$
POWER REQUIREMENTS				
I_{DD}	0.01		μA typ	$V_{DD} = +5.5\text{ V}$, $V_{SS} = -5.5\text{ V}$
		1	μA max	Digital Inputs = 0V or 5.5V
I_{SS}	0.01		μA typ	
		1	μA max	Digital Inputs = 0V or 5.5V

NOTES

¹Temperature range is as follows: B Version: -40°C to $+85^\circ\text{C}$. Y Version: -40°C to $+125^\circ\text{C}$.

²Guaranteed by design, not subject to production test.

Specifications subject to change without notice.

3) . ' . % 3 6 6 UNLE:

PARAMETER	" 6ERS 9 6ERS n # n # # TO # TO #			5N	4EST # ONDITIONS
ANALOG SWITCH					
Analog Signal Range			0 to V_{DD}	V	$V_{DD} = 4.5\text{ V}$, $V_{SS} = 0\text{ V}$
On Resistance (R_{ON})	85			Ω typ	$V_S = 0\text{ V to }4.5\text{ V}$, $I_S = 1\text{ mA}$;
	150	160	200	Ω max	Test Circuit 1
On Resistance Match between Channels (ΔR_{ON})	4.5			Ω typ	$V_S = 3.5\text{ V}$, $I_S = 1\text{ mA}$
On Resistance Flatness ($R_{FLAT(ON)}$)	8	9	10	Ω max	
	13	14	16	Ω typ	$V_{DD} = 5\text{ V}$, $V_{SS} = 0\text{ V}$
					$V_S = 1.5\text{ V to }4\text{ V}$, $I_S = 1\text{ mA}$
LEAKAGE CURRENTS					
Source OFF Leakage I_S (OFF)	± 0.005			nA typ	$V_{DD} = 5.5\text{ V}$
	± 0.2		± 5	nA max	$V_S = 1\text{ V}/4.5\text{ V}$, $V_D = 4.5\text{ V}/1\text{ V}$;
Drain OFF Leakage I_D (OFF)	± 0.005			nA typ	Test Circuit 2
ADG 658	± 0.2		± 5	nA max	$V_S = 1\text{ V}/4.5\text{ V}$, $V_D = 4.5\text{ V}/1\text{ V}$;
ADG 659	± 0.1		± 2.5	nA max	Test Circuit 3
Channel ON Leakage I_D , I_S (ON)	± 0.005			nA typ	$V_S = V_D = 1\text{ V or }4.5\text{ V}$, Test Circuit 4
ADG 658	± 0.2		± 5	nA max	
ADG 659	± 0.1		± 2.5	nA max	
DIGITAL INPUTS					
Input High Voltage, V_{INH}			2.4	V min	
Input Low Voltage, V_{INL}			0.8	V max	
Input Current					
I_{INL} or I_{INH}	0.005			μA typ	$V_{IN} = V_{INL}$ or V_{INH}
			± 1	μA max	
C_{IN} , Digital Input Capacitance	2			pF typ	
DYNAMIC CHARACTERISTICS²					
t_{TRANS}	120			ns typ	$R_L = 300\ \Omega$, $C_L = 35\text{ pF}$
	200	270	300	ns max	$V_S = 3\text{ V}$; Test Circuit 5
$t_{ON}(\overline{EN})$	120			ns typ	$R_L = 300\ \Omega$, $C_L = 35\text{ pF}$
	190	245	280	ns max	$V_S = 3\text{ V}$; Test Circuit 7
$t_{OFF}(\overline{EN})$	35			ns typ	$R_L = 300\ \Omega$, $C_L = 35\text{ pF}$
	50	60	70	ns max	$V_S = 3\text{ V}$; Test Circuit 7
Break-Before-Make Time Delay, t_{BBM}	100			ns typ	$R_L = 300\ \Omega$, $C_L = 35\text{ pF}$
			10	ns min	$V_{S1} = V_{S2} = 3\text{ V}$; Test Circuit 6
Charge Injection	0.5			pC typ	$V_S = 2.5\text{ V}$, $R_S = 0\ \Omega$, $C_L = 1\text{ nF}$;
	1			pC max	Test Circuit 8
Off Isolation	-90			dB typ	$R_L = 50\ \Omega$, $C_L = 5\text{ pF}$, $f = 1\text{ MHz}$;
					Test Circuit 9
Channel-to-Channel Crosstalk (ADG 659)	-90			dB typ	$R_L = 50\ \Omega$, $C_L = 5\text{ pF}$; $f = 1\text{ MHz}$;
					Test Circuit 11
-3 dB Bandwidth					
ADG 658	180			MHz typ	$R_L = 50\ \Omega$, $C_L = 5\text{ pF}$;
ADG 659	330			MHz typ	Test Circuit 10
C_S (OFF)	5			pF typ	$f = 1\text{ MHz}$
C_D (OFF)					
ADG 658	29			pF typ	$f = 1\text{ MHz}$
ADG 659	15			pF typ	$f = 1\text{ MHz}$
C_D , C_S (ON)					
ADG 658	30			pF typ	$f = 1\text{ MHz}$
ADG 659	16			pF typ	$f = 1\text{ MHz}$
POWER REQUIREMENTS					
I_{DD}	0.01			μA typ	$V_{DD} = 5.5\text{ V}$
			1	μA max	Digital Inputs = 0V or 5.5V

NOTES

¹Temperature range is as follows: B Version: -40°C to $+85^\circ\text{C}$. Y Version: -40°C to $+125^\circ\text{C}$.

²Guaranteed by design, not subject to production test.

Specifications subject to change without notice.

! \$ ' ! \$ ' n 3 0 %

3). ' . % 3 s 6 T (3 6 ' . \$ 6 UNLE :

PARAMETER	658	659	660	UNIT	TEST CONDITIONS
ANALOG SWITCH					
Analog Signal Range	0 to V_{DD}			V	$V_{DD} = 2.7V, V_{SS} = 0V$ $V_S = 0V$ to $2.7V, I_S = 0.1mA$; Test Circuit 1
On Resistance (R_{ON})	185	350	400	Ω typ	
On Resistance Match between Channels (ΔR_{ON})	2	6	7	Ω max	
LEAKAGE CURRENTS					
Source OFF Leakage I_S (OFF)	± 0.005		± 5	nA typ	$V_{DD} = 3.3V$ $V_S = 1V/3V, V_D = 3V/1V$; Test Circuit 2
Drain OFF Leakage I_D (OFF)	± 0.005			nA max	
ADG 658	± 0.2		± 5	nA typ	$V_S = 1V/3V, V_D = 3V/1V$; Test Circuit 3
ADG 659	± 0.1		± 2.5	nA max	
Channel ON Leakage I_D, I_S (ON)	± 0.005			nA typ	$V_S = V_D = 1V$ or $3V$; Test Circuit 4
ADG 658	± 0.2		± 5	nA max	
ADG 659	± 0.1		± 2.5	nA max	
DIGITAL INPUTS					
Input High Voltage, V_{INH}	2.0			V min	$V_{IN} = V_{INL}$ or V_{INH}
Input Low Voltage, V_{INL}	0.5			V max	
Input Current				μA typ	
I_{INL} or I_{INH}	0.005			μA max	
C_{IN} , Digital Input Capacitance	2			pF typ	
DYNAMIC CHARACTERISTICS²					
t_{TRANS}	200	440	490	ns typ	$R_L = 300\Omega, C_L = 35pF$ $V_S = 1.5V$; Test Circuit 7
$t_{ON} (\overline{EN})$	230			ns max	
$t_{OFF} (\overline{EN})$	370	440	490	ns typ	$R_L = 300\Omega, C_L = 35pF$ $V_S = 1.5V$; Test Circuit 7
Break-Before-Make Time Delay, t_{BBM}	50			ns max	
Charge Injection	80	90	110	ns typ	$R_L = 300\Omega, C_L = 35pF$ $V_S = 1.5V$; Test Circuit 7
Off Isolation	200			ns max	
Channel-to-Channel Crosstalk (ADG 659)				ns min	$R_L = 300\Omega, C_L = 35pF$ $V_{S1} = V_{S2} = 1.5V$; Test Circuit 6
-3 dB Bandwidth				pC typ	
ADG 658	1			pC max	$V_S = 1.5V, R_S = 0\Omega, C_L = 1nF$; Test Circuit 8
ADG 659	2			dB typ	
C_S (OFF)	-90			dB typ	$R_L = 50\Omega, C_L = 5pF, f = 1MHz$; Test Circuit 9
C_D (OFF)	-90			dB typ	
ADG 658				dB typ	$R_L = 50\Omega, C_L = 5pF, f = 1MHz$; Test Circuit 11
ADG 659				dB typ	
C_D, C_S (ON)				dB typ	$R_L = 50\Omega, C_L = 5pF$; Test Circuit 10
ADG 658	160			MHz typ	
ADG 659	300			MHz typ	
C_S (OFF)	5			pF typ	$f = 1MHz$
C_D (OFF)	25			pF typ	$f = 1MHz$
ADG 658	15			pF typ	$f = 1MHz$
ADG 659	30			pF typ	$f = 1MHz$
C_D, C_S (ON)	16			pF typ	$f = 1MHz$
ADG 658				pF typ	$f = 1MHz$
ADG 659				pF typ	$f = 1MHz$
POWER REQUIREMENTS					
I_{DD}	0.01	1		μA typ	$V_{DD} = 3.6V$ Digital Inputs = $0V$ or $3.6V$
				μA max	

NOTES

¹Temperature range is as follows: B Version: $-40^\circ C$ to $+85^\circ C$. Y Version: $-40^\circ C$ to $+125^\circ C$.

²Guaranteed by design, not subject to production test.

Specifications subject to change without notice.

! " 3 / . 5 4 % - ! 8) - 5 - 2 ! 4) . ' 3
 (T_A = 25°C, unless otherwise noted.)
 V_{DD} to V_{SS} 13V
 V_{DD} to GND -0.3V to +13V
 V_{SS} to GND +0.3V to -6.5V
 Analog Inputs² V_{SS} - 0.3V to V_{DD} + 0.3V
 Digital Inputs² GND - 0.3V to V_{DD} + 0.3V
 or 10 mA, whichever occurs first
 Peak Current, S or D 40 mA
 (Pulsed at 1 ms, 10% duty cycle max)
 Continuous Current, S or D 20 mA
 Operating Temperature Range
 Automotive (Y Version) -40°C to +125°C
 Industrial (B Version) -40°C to +85°C
 Storage Temperature Range -65°C to +150°C
 Junction Temperature 150°C

θ_{JA} Thermal Impedance, 16-Lead TSSOP 150.4°C/W
 θ_{JA} Thermal Impedance (4-Layer Board),
 16-Lead LFCSP 70°C/W
 Lead Temperature, Soldering
 Vapor Phase (60 sec) 215°C
 Infrared (15 sec) 220°C
 ESD 5.5 kV

NOTES
¹Stresses above those listed under Absolute Maximum Ratings may cause permanent damage to the device. This is a stress rating only; functional operation of the device at these or any other conditions above those listed in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability. Only one absolute maximum rating may be applied at any one time.
²Overvoltages at A_X, EN, S, or D will be clamped by internal diodes. Current should be limited to the maximum ratings given.

! 5 4) / .
 ESD (electrostatic discharge) sensitive device. Electrostatic charges as high as 4000V readily accumulate on the human body and test equipment and can discharge without detection. Although the ADG 658/ADG 659 feature proprietary ESD protection circuitry, permanent damage may occur on devices subjected to high energy electrostatic discharges. Therefore, proper ESD precautions are recommended to avoid performance degradation or loss of functionality.



ODI	TEMPERATURE	PACKAGE SIZES	PACKAGE /
ADG 658YRU	-40°C to +125°C	Thin Shrink Small Outline Package (TSSOP)	RU-16
ADG 658BCP	-40°C to +85°C	Lead Frame Chip Scale Package (LFCSP)	CP-16
ADG 659YRU	-40°C to +125°C	Thin Shrink Small Outline Package (TSSOP)	RU-16
ADG 659BCP	-40°C to +85°C	Lead Frame Chip Scale Package (LFCSP)	CP-16

TABLE 1) ! \$ ' 4RU



!	!	!	<E	SWITCH #OI
X	X	X	1	NONE
C	C	C	C	1
C	C	1	C	2
C	1	C	C	3
C	1	1	C	4
1	C	C	C	5
1	C	1	C	6
1	1	C	C	7
1	1	1	C	8

X = Don't Care

TABLE 2) ! \$ ' 4RL


!	!	<E	/N SWITCH
X	X	1	NONE
C	C	C	1
C	1	C	2
1	C	C	3
1	1	C	4

X = Don't Care




PARAM	DESCRIPTION
V_{DD}	Most Positive Power Supply Potential.
V_{SS}	Most Negative Power Supply Potential.
I_{DD}	Positive Supply Current.
I_{SS}	Negative Supply Current.
GND	Ground (0V) Reference.
S	Source Terminal. May be an input or output.
D	Drain Terminal. May be an input or output.
A_X	Logic Control Input.
\overline{EN}	Active Low Digital Input. When high, device is disabled and all switches are OFF. When low, A_X logic inputs determine ON switch.
$V_D (V_S)$	Analog Voltage on Terminals D, S.
R_{ON}	Ohmic Resistance between D and S.
ΔR_{ON}	On Resistance Match between Any Two Channels, i.e., $R_{ON \max} - R_{ON \min}$.
$R_{FLAT(ON)}$	Flatness is defined as the difference between the maximum and minimum value of ON Resistance as measured over the specified analog signal range.
$I_S (OFF)$	Source Leakage Current with the Switch OFF.
$I_D (OFF)$	Drain Leakage Current with the Switch OFF.
$I_D, I_S (ON)$	Channel Leakage Current with the Switch ON.
V_{INL}	Maximum Input Voltage for Logic 0.
V_{INH}	Minimum Input Voltage for Logic 1.
$I_{INL} (I_{INH})$	Input Current of the Digital Input.
$C_S (OFF)$	OFF Switch Source Capacitance. Measured with reference to ground.
$C_D (OFF)$	OFF Switch Drain Capacitance. Measured with reference to ground.
$C_D, C_S (ON)$	ON Switch Capacitance. Measured with reference to ground.
C_{IN}	Digital Input Capacitance.
t_{ON}	Delay between Applying the Digital Control Input and the Output Switching ON. See Test Circuit 7.
t_{OFF}	Delay between Applying the Digital Control Input and the Output Switching OFF.
t_{BBM}	ON Time. Measured between 80% points of both switches when switching from one address state to another.
Charge Injection	Measure of the Glitch Impulse Transferred from the Digital Input to the Analog Output during Switching.
Off Isolation	Measure of Unwanted Signal Coupling through an OFF Switch.
Crosstalk	Measure of Unwanted Signal Coupled through from One Channel to Another as a Result of Parasitic Capacitance.
Bandwidth	The Frequency at which the Output is Attenuated by 3 dB.
On Response	The Frequency Response of the ON Switch.
Insertion Loss	The Loss Due to the ON Resistance of the Switch.


4 TYPICAL PERFORMANCE #H




40# /N 2ESIST_s 3
FOR \$UAL




40# /N 2ESIST_s 3
FOR 3INGL




40# /N 2ESIST_s 3
FOR \$IFFERENT 4EMP
3UPP




40# /N 2ESIST_s 3
FOR \$IFFERENT 4
SINGLE 3




40# /N 2ESIST_s 3
FOR \$IFFERENT 4
SINGLE 3




40# ,EAKAGE #L
4EMPERATURE \$



40# ,EAKAGE #L
4EMPERATURE 3IN




40# #HARGE)N
3OURCE 6




40# / . /&i 4IMES
4EMPERATURE \$


!\$' ! \$




40# /& 4 I M E S
4 E M P E R A T U R E 3 I N




40# / . 2 E S P O
& R E Q U E N C Y




40# / . 2 E S P O
& R E Q U E N C Y




40# / & &) S O L U T I O N V S




40# # R O S T A R K Q V S



40# 4(\$. O I




40# s_s # U R R E N T V S




40# , O G I C 4 T
6 O L T A G E V S 3 U F


4EST :




4EST #IRCUIT /N




4EST #IR(s) /&



4EST #IR(s) /&




4EST #IR(s) /.




3)-),!2 #/..%#4)/. &/2 !\$'

4EST #IRCUIT




3SWITCHING 4 42(1.3)4)/





3)-),!2 #/..%#4)/. &/2 !\$'



4EST #IRCUIT "REAK "EF..





!\$' !\$



4EST #IRCUIT % I_{&C} < E /&t < E




4EST #IRCUIT # H_{&C}



4EST #IRCUIT /

4EST #IRCUIT




4EST #IRCUIT # HANNEL TC

/54.) .% \$) - % .3) / .3

,EAD 4HIN 3HRINK 3MALL /UTLINE
25


Dimensions shown in millimeters



/ - 0,) ! . 4 4 / * % \$ % # 3 4 ! . \$! 2 \$ 3 - / ! "

,EAD ,EAD & RAME #HIP 3CALE
MM MM "C
0

Dimensions shown in millimeters



/ - 0,) ! . 4 4 / * % \$ % # 3 4 ! . \$! 2 \$ 3 - / 6 "

