


FEATURES

- Improved Version of AD7545
- Fast Interface Timing
- All Grades 12-Bit Accurate
- Small 20-Pin 0.3" DIP
- Low Cost

GENERAL DESCRIPTION


The AD7545A, a 12-bit CMOS multiplying DAC with internal data latches, is an improved version of the industry standard AD7545. This new design features a \overline{WR} pulse width of 100 ns which allows interfacing to a much wider range of fast 8-bit and 16-bit microprocessors. It is loaded by a single 12-bit-wide word under the control of the \overline{CS} and \overline{WR} inputs; tying these control inputs low makes the input latches transparent allowing unbuffered operation of the DAC.

FUNCTIONAL BLOCK DIAGRAM




PIN CONFIGURATIONS


DIP



LCCC



PLCC



REV. A

Information furnished by Analog Devices is believed to be accurate and reliable. However, no responsibility is assumed by Analog Devices for its use, nor for any infringements of patents or other rights of third parties which may result from its use. No license is granted by implication or otherwise under any patent or patent rights of Analog Devices.

One Technology Way, P.O. Box 9106, Norwood, MA 02062-9106
 Tel: 617/329-4700 Fax: 617/326-8703 Twx: 710/394-6577
 West Coast Central Atlantic
 714/641-9391 214/231-5094 215/643-7790

AD7454A—SPECIFICATIONS ($V_{REF} = \pm 10V$, $V_{OUT1} = 0V$, $AGND = DGND$ unless otherwise specified)

Parameter	Version	$V_{DD} = +5V$ Limits		$V_{DD} = +15V$ Limits		Units	Test Conditions/Comments
		$T_A = \pm 25^\circ C$	$T_{min}-T_{max}$ ¹	$T_A = +25^\circ C$	$T_{min}-T_{max}$ ¹		
STATIC PERFORMANCE							
Resolution	All	12	12	12	12	Bits	Endpoint Measurement All Grades Guaranteed 12-Bit Monotonic Over Temperature Measured Using Internal R_{FB} . DAC Register Loaded with All 1s.
Relative Accuracy	K, B, T	$\pm 1/2$	$\pm 1/2$	$\pm 1/2$	$\pm 1/2$	LSB max	
Differential Nonlinearity	L, C, U	$\pm 1/2$	$\pm 1/2$	$\pm 1/2$	$\pm 1/2$	LSB max	
	All	± 1	± 1	± 1	± 1	LSB max	
Gain Error	K, B, T	± 3	± 4	± 3	± 4	LSB max	
	L, C, U	± 1	± 2	± 1	± 2	LSB max	
Gain Temperature Coefficient ²	All	± 5	± 5	± 5	± 5	ppm/ $^\circ C$ max	
$\Delta Gain/\Delta Temperature$	All	± 2	± 2	± 2	± 2	ppm/ $^\circ C$ typ	
DC Supply Rejection ²	All	0.002	0.004	0.002	0.004	% per % max	
$\Delta Gain/\Delta V_{DD}$	All	0.002	0.004	0.002	0.004	% per % max	
Output Leakage Current at OUT1	K, L	10	50	10	50	nA max	$\Delta V_{DD} = \pm 5\%$ DB0-DB11 = 0V; \overline{WR} , $\overline{CS} = 0V$
	B, C	10	50	10	50	nA max	
	T, U	10	200	10	200	nA max	
DYNAMIC PERFORMANCE							
Current Settling Time ²	All	1	1	1	1	μs max	To 1/2LSB. OUT1 Load = 100 Ω , $C_{EXT} = 13pF$. DAC output measured from falling edge of \overline{WR} . $\overline{CS} = 0V$.
Propagation Delay ² (from Digital)	All	200	-	150	-	ns max	OUT1 Load = 100 Ω , $C_{EXT} = 13pF$ ³ $V_{REF} = AGND$. OUT1 Load = 100 Ω , $C_{EXT} = 13pF$. DAC Register Alternately Loaded with All 0s and All 1s.
Input Change to 90% of Final Analog Output)	All	5	-	5	-	nV sec typ	
Digital-to-Analog Glitch Inpulse ²	All	5	-	5	-	nV sec typ	
AC Feedthrough ^{2, 4} At OUT1	All	5	5	5	5	mV p-p typ	$V_{REF} = \pm 10V$, 10kHz Sinewave
REFERENCE INPUT							
Input Resistance (Pin 19 to GND)	All	10	10	10	10	k Ω min	Input Resistance TC = -300ppm/ $^\circ C$ typ Typical Input Resistance = 15k Ω
	All	20	20	20	20	k Ω max	
ANALOG OUTPUTS							
Output Capacitance ²	All	70	70	70	70	pF max	DB0-DB11 = 0V, \overline{WR} , $\overline{CS} = 0V$ DB0-DB11 = V_{DD} , \overline{WR} , $\overline{CS} = 0V$
C_{OUT1}	All	150	150	150	150	pF max	
DIGITAL INPUTS							
Input High Voltage V_{IH}	All	2.4	2.4	13.5	13.5	V min	$V_{IN} = 0$ or V_{DD}
Input Low Voltage V_{IL}	All	0.8	0.8	1.5	1.5	V max	
Input Current ⁵ I_{IN}	All	± 1	± 10	± 1	± 10	μA max	
Input Capacitance ² DB0-DB11, \overline{WR} , \overline{CS}	All	8	8	8	8	pF max	
Chip Select to Write Setup Time t_{CS}	K, B, L, C	100	130	75	85	ns min	
Chip Select to Write Hold Time t_{CH}	T, U	100	170	75	95	ns min	
Write Pulse Width t_{WR}	All	0	0	0	0	ns min	
Data Setup Time t_{DS}	K, B, L, C	100	130	75	85	ns min	
Data Hold Time t_{DH}	T, U	100	170	75	95	ns min	
Chip Select to Write Setup Time t_{CS}	All	100	150	60	80	ns min	
Chip Select to Write Hold Time t_{CH}	All	5	5	5	5	ns min	
Chip Select to Write Setup Time t_{CS}	All	5	5	5	5	ns min	
POWER SUPPLY							
V_{DD}	All	5	5	15	15	V	$\pm 5\%$ for Specified Performance
I_{DD}	All	2	2	2	2	mA max	All Digital Inputs V_{IL} or V_{IH}
	All	100	100	100	100	μA max	All Digital Inputs 0V or V_{DD}
	All	10	10	10	10	μA typ	All Digital Inputs 0V or V_{DD}

NOTES

¹Temperature Ranges as follows: K, L Versions = 0 to +70 $^\circ C$; B, C Versions = -25 $^\circ C$ to +85 $^\circ C$; T, U Versions = -55 $^\circ C$ to +125 $^\circ C$.

²Sample tested to ensure compliance.


³DB0-DB11 = 0V to V_{DD} or V_{DD} to 0V.

⁴Feedthrough can be further reduced by connecting the metal lid on the ceramic package to DGND.

⁵Logic inputs are MOS gates. Typical input current (+25 $^\circ C$) is less than 1nA.

Specifications subject to change without notice.

WRITE CYCLE TIMING DIAGRAM



MODE SELECTION

WRITE MODE:
CS and WR low, DAC responds to data bus (DB0-DB11) inputs.

HOLD MODE:
Either CS or WR high, data bus (DB0-DB11) is locked out; DAC holds last data present when WR or CS assumed high state.

NOTES:
V_{DD} = +5V; t_r = t_f = 20ns
V_{DD} = +15V; t_r = t_f = 40ns
All input signal rise and fall times measured from 10% to 90% of V_{DD}.
Timing measurement reference level is $\frac{V_{IH} + V_{IL}}{2}$.

ABSOLUTE MAXIMUM RATINGS*

(T_A = +25°C unless otherwise noted)

V _{DD} to DGND	-0.3V, +17V
Digital Input Voltage to DGND	-0.3V, V _{DD} + 0.3V
V _{RFB} , V _{REF} to DGND	±25V
V _{PINI} to DGND	-0.3V, V _{DD} + 0.3V
AGND to DGND	-0.3V, V _{DD} + 0.3V
Power Dissipation (Any Package) to 75°C	450mW
Derates above 75°C by	6mW/°C

Operating Temperature

Commercial (KN, LN, KP, LP) Grades	0 to +70°C
Industrial (BQ, CQ, BE, CE) Grades	-25°C to +85°C
Extended (TQ, UQ, TE, UE) Grades	-55°C to +125°C
Storage Temperature	-65°C to +150°C
Lead Temperature (Soldering, 10sec)	+300°C

*Stresses above those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation at or above this specification is not implied. Exposure to above maximum rating conditions for extended periods may affect device reliability.

CAUTION

ESD (electrostatic discharge) sensitive device. The digital control inputs are diode protected; however, permanent damage may occur on unconnected devices subject to high energy electrostatic fields. Unused devices must be stored in conductive foam or shunts. The protective foam should be discharged to the destination socket before devices are removed.



CIRCUIT INFORMATION – D/A CONVERTER SECTION

Figure 1 shows a simplified circuit of the D/A converter section of the AD7545A, and Figure 2 gives an approximate equivalent circuit. Note that the ladder termination resistor is connected to AGND. R is typically 15kΩ.

The binary weighted currents are switched between the OUT1 bus line and AGND by N-channel switches, thus maintaining a constant current in each ladder leg independent of the switch state.




Figure 1. Simplified D/A Circuit of AD7545A

The capacitance at the OUT1 bus line, C_{OUT1}, is code dependent and varies from 70pF (all switches to AGND) to 150pF (all switches to OUT1).

One of the current switches is shown in Figure 2. The input resistance at V_{REF} (Figure 1) is always equal to R. Since R_{IN} at the V_{REF} pin is constant, the reference terminal can be driven

by a reference voltage or a reference current, ac or dc, of positive or negative polarity. (If a current source is used, a low temperature coefficient external R_{F_{FB}} is recommended to define scale factor.)




Figure 2. N-Channel Current Steering Switch

CIRCUIT INFORMATION – DIGITAL SECTION

Figure 3 shows the digital structure for one bit.

The digital signals CONTROL and CONTROL are generated from CS and WR.




Figure 3. Digital Input Structure

AD7545A

The input buffers are simple CMOS inverters designed such that when the AD7545A is operated with $V_{DD} = 5V$, the buffers convert TTL input levels (2.4V and 0.8V) into CMOS logic levels. When V_{IN} is in the region of 2.0 volts to 3.5 volts, the input buffers operate in their linear region and draw current from the power supply. To minimize power supply currents it is recommended that the digital input voltages be as close to the supply rails (V_{DD} and DGND) as is practically possible.

The AD7545A may be operated with any supply voltage in the range $5 \leq V_{DD} \leq 15$ volts. With $V_{DD} = +15V$ the input logic levels are CMOS compatible only, i.e., 1.5V and 13.5V.

BASIC APPLICATIONS

Figures 4 and 5 show simple unipolar and bipolar circuits using the AD7545A. Resistor R1 is used to trim for full scale. The L, C, U grades have a guaranteed maximum gain error of $\pm 1LSB$ at $+25^\circ C$, and in many applications it should be possible to dispense with gain trim resistors altogether. Capacitor C1 provides phase compensation and helps prevent overshoot and ringing when using high-speed op amps. Note that all the circuits of Figures 4, 5 and 6 have constant input impedance at the V_{REF} terminal.

The circuit of Figure 4 can either be used as a fixed reference D/A converter so that it provides an analog output voltage in the range 0 to $-V_{IN}$ (note the inversion introduced by the op amp) or V_{IN} can be an ac signal in which case the circuit behaves as an attenuator (2-Quadrant Multiplier). V_{IN} can be any voltage in the range $-20 \leq V_{IN} \leq +20$ volts (provided the op amp can handle such voltages) since V_{REF} is permitted to exceed V_{DD} . Table II shows the code relationship for the circuit of Figure 4.




Figure 4. Unipolar Binary Operation

TRIM RESISTOR	K, B, T	L, C, U
R1	50Ω	20Ω
R2	27Ω	6.8Ω

Table I. Recommended Trim Resistor Values vs. Grades

Binary Number in DAC Register	Analog Output
1111 1111 1111	$-V_{IN} \left\{ \frac{4095}{4096} \right\}$
1000 0000 0000	$-V_{IN} \left\{ \frac{2048}{4096} \right\} = -1/2 V_{IN}$
0000 0000 0001	$-V_{IN} \left\{ \frac{1}{4096} \right\}$
0000 0000 0000	0 Volts

Table II. Unipolar Binary Code Table for Circuit of Figure 4

Figure 5 and Table III illustrate the recommended circuit and code relationship for bipolar operation. The D/A function itself uses offset binary code, and inverter U_1 on the MSB line converts 2's complement input code to offset binary code. If appropriate, inversion of the MSB may be done in software using an exclusive-OR instruction and the inverter omitted. R3, R4 and R5 must be selected to match within 0.01%, and they should be the same type of resistor (preferably wire-wound or metal foil), so that their temperature coefficients match. Mismatch of R3 value to R4 causes both offset and full-scale error. Mismatch of R5 to R4 and R3 causes full-scale error.




Figure 5. Bipolar Operation (2's Complement Code)

Data Input	Analog Output
0111 1111 1111	$+V_{IN} \cdot \left\{ \frac{2047}{2048} \right\}$
0000 0000 0001	$+V_{IN} \cdot \left\{ \frac{1}{2048} \right\}$
0000 0000 0000	0 Volts
1111 1111 1111	$-V_{IN} \cdot \left\{ \frac{1}{2048} \right\}$
1000 0000 0000	$-V_{IN} \cdot \left\{ \frac{2048}{2048} \right\}$

Table III. 2's Complement Code Table for Circuit of Figure 5

Figure 6 shows an alternative method of achieving bipolar output. The circuit operates with sign plus magnitude code and has the advantage that it gives 12-bit resolution in each quadrant compared with 11-bit resolution per quadrant for the circuit of Figure 5. The AD7592 is a fully protected CMOS change-over switch with data latches. R4 and R5 should match each other to 0.01% to maintain the accuracy of the D/A converter. Mismatch between R4 and R5 introduces a gain error. Refer to Reference 1 (supplemental application material) for additional information on these circuits.




Figure 6. 12-Bit Plus Sign Magnitude D/A Converter

Sign Bit	Binary Numbers in DAC Register			Analog Output
0	1111	1111	1111	$+V_{IN} \cdot \left\{ \frac{4095}{4096} \right\}$
0	0000	0000	0000	0 Volts
1	0000	0000	0000	0 Volts
1	1111	1111	1111	$-V_{IN} \cdot \left\{ \frac{4095}{4096} \right\}$

Note: Sign bit of "0" connects R3 to GND.

Table IV. 12-Bit Plus Sign Magnitude Code Table for Circuit of Figure 6

APPLICATION HINTS

Output Offset: CMOS D/A converters in circuits such as Figures 4, 5 and 6 exhibit a code dependent output resistance which in turn can cause a code dependent error voltage at the output of the amplifier. The maximum amplitude of this error, which adds to the D/A converter nonlinearity, depends on V_{OS} , where V_{OS} is the amplifier input offset voltage. To maintain specified accuracy with V_{REF} at 10V, it is recommended that V_{OS} be no greater than 0.25mV, or $(25 \times 10^{-6}) (V_{REF})$, over the temperature range of operation. Suitable op amps are AD517 and AD711. The AD517 is best suited for fixed reference applications with low bandwidth requirements: it has extremely low offset (150 μ V max for lowest grade) and in most applications will not require an offset trim. The AD711 has a much wider bandwidth and higher slew rate and is recommended for multiplying and other applications requiring fast settling. An offset trim on the AD711 may be necessary in some circuits.

General Ground Management: AC or transient voltages between AGND and DGND can cause noise injection into the analog output. The simplest method of ensuring that voltages at AGND and DGND are equal is to tie AGND and DGND together at the AD7545A. In more complex systems where the AGND and DGND intertie is on the backplane, it is recommended that two diodes be connected in inverse parallel between the AD7545A AGND and DGND pins (1N914 or equivalent).

Invalid Data: When \overline{WR} and \overline{CS} are both low, the latches are transparent and the D/A converter inputs follow the data inputs. In some bus systems, data on the data bus is not always valid for the whole period during which \overline{WR} is low, and as a result invalid data can briefly occur at the D/A converter inputs during a write cycle. Such invalid data can cause unwanted signals or glitches at the output of the D/A converter. The solution to this problem, if it occurs, is to retime the write pulse \overline{WR} so that it only occurs when data is valid.

Digital Glitches: Digital glitches result due to capacitive coupling from the digital lines to the OUT1 and AGND terminals. This should be minimized by screening the analog pins of the AD7545A (Pins 1, 2, 19, 20) from the digital pins by a ground track run between Pins 2 and 3 and between Pins 18 and 19 of the AD7545A.

Note how the analog pins are at one end (DIP) or side (LCC and PLCC) of the package and separated from the digital pins by V_{DD} and DGND to aid screening at the board level. On-chip capacitive coupling can also give rise to crosstalk from the digital-to-analog sections of the AD7545A, particularly in circuits with high currents and fast rise and fall times. This type of crosstalk is minimized by using $V_{DD} = +5$ volts. However, great care should be taken to ensure that the +5V used to power the AD7545A is free from digitally induced noise.

Temperature Coefficients: The gain temperature coefficient of the AD7545A has a maximum value of 5ppm/ $^{\circ}$ C and a typical value of 2ppm/ $^{\circ}$ C. This corresponds to worst case gain shifts of 2LSBs and 0.8LSBs respectively over a 100 $^{\circ}$ C temperature range. When trim resistors R1 and R2 (such as in Figure 4) are used to adjust full-scale range, the temperature coefficient of R1 and R2 should also be taken into account. The reader is referred to Analog Devices Application Note "Gain Error and Gain Temperature Coefficient to CMOS Multiplying DACs", Publication Number E630c-5-3/86.

SINGLE SUPPLY OPERATION

The ladder termination resistor of the AD7545A (Figure 1) is connected to AGND. This arrangement is particularly suitable for single supply operation because OUT1 and AGND may be biased at any voltage between DGND and V_{DD} . OUT1 and AGND should never go more than 0.3 volts less than DGND or an internal diode will be turned on and a heavy current may flow which will damage the device. (The AD7545A is, however, protected from the SCR latchup phenomenon prevalent in many CMOS devices.)

Figure 7 shows the AD7545A connected in a voltage switching mode. OUT1 is connected to the reference voltage and AGND is connected to DGND. The D/A converter output voltage is available at the V_{REF} pin and has a constant output impedance equal to R. R_{FB} is not used in this circuit and should be tied to OUT1 to minimize stray capacitance effects.




Figure 7. Single Supply Operation Using Voltage Switching Mode

The loading on the reference voltage source is code dependent and the response time of the circuit is often determined by the behavior of the reference voltage with changing load conditions. To maintain linearity, the voltages at OUT1 and AGND should remain within 2.5 volts of each other, for a V_{DD} of 15 volts. If V_{DD} is reduced from 15V or the differential voltage between

AD7545A

OUT1 and AGND is increased to more than 2.5V, the differential nonlinearity of the DAC will increase and the linearity of the DAC will be degraded. Figures 8 and 9 show typical curves illustrating this effect for various values of reference voltage and V_{DD} . If the output voltage is required to be offset from ground by some value, then OUT1 and AGND may be biased up. The effect on linearity and differential nonlinearity will be the same as reducing V_{DD} by the amount of the offset.




Figure 8. Differential Nonlinearity vs. V_{DD} for Figure 7 Circuit. Reference Voltage = 2.5 Volts. Shaded Area Shows Range of Values of Differential Nonlinearity that Typically Occur for all Grades.




Figure 9. Differential Nonlinearity vs. Reference Voltage for Figure 7 Circuit. $V_{DD} = 15$ Volts. Shaded Area Shows Range of Values of Differential Nonlinearity that Typically Occur for all Grades.

The circuits of Figures 4, 5 and 6 can all be converted to single supply operation by biasing AGND to some voltage between V_{DD} and DGND. Figure 10 shows the 2's Complement Bipolar circuit of Figure 5 modified to give a range from +2V to +8V about a "pseudo-analog ground" of 5V. This voltage range would allow operation from a single V_{DD} of +10V to +15V. The AD584 pin-programmable reference fixes AGND at +5V. V_{IN} is set at +2V by means of the series resistors R1 and R2.

There is no need to buffer the V_{REF} input to the AD7545A with an amplifier because the input impedance of the D/A converter is constant. Note, however, that since the temperature coefficient of the D/A reference input resistance is typically $-300\text{ppm}/^\circ\text{C}$, applications which experience wide temperature variations may require a buffer amplifier to generate the +2.0V at the AD7545A V_{REF} pin. Other output voltage ranges can be obtained by changing R4 to shift the zero point and $(R1 + R2)$ to change the slope, or gain of the D/A transfer function. V_{DD} must be kept at least 5V above OUT1 to ensure that linearity is preserved.




Figure 10. Single Supply "Bipolar" 2's Complement D/A Converter

MICROPROCESSOR INTERFACING OF THE AD7545A

The AD7545A can interface directly to both 8- and 16-bit microprocessors via its 12-bit wide data latch using standard $\overline{\text{CS}}$ and $\overline{\text{WR}}$ control signals.

A typical interface circuit for an 8-bit processor is shown in Figure 11. This arrangement uses two memory addresses, one for the lower 8 bits of data to the DAC and one for the upper 4 bits of data into the DAC via the latch.




Figure 11. 8-Bit Processor to AD7545 Interface

Figure 12 shows an alternative approach for use with 8-bit processors which have a full 16-bit wide address bus such as 6800, 8080, Z80. This technique uses the 12 lower address lines of the processor address bus to supply data to the DAC, thus each AD7545A connected in this way uses 4k bytes of address locations. Data is written to the DAC using a single memory write instruction. The address field of the instruction is organized so that the lower 12 bits contain the data for the DAC and the upper 4 bits contain the address of the 4k block at which the DAC resides.




Figure 12. Connecting the AD7545A to 8-Bit Processors via the Address Bus

SUPPLEMENTAL APPLICATION MATERIAL

For further information on CMOS multiplying D/A converters the reader is referred to the following texts:

Reference 1

CMOS DAC Application Guide available from Analog Devices, Publication Number G872a-15-4/86.

Reference 2

Gain Error and Gain Temperature Coefficient of CMOS Multiplying DACs - Application Note, Publication Number E630c-5-3/86.

Reference 3

Analog-Digital Conversion Handbook (Third Edition) available from Prentice-Hall.

ORDERING GUIDE¹

Model ²	Temperature Range	Relative Accuracy $T_{min}-T_{max}$	Gain Error $T_{min}-T_{max}$	Package Option ³
AD7545AKN	0°C to +70°C	±1/2	±4	N-20
AD7545ALN	0°C to +70°C	±1/2	±2	N-20
AD7545AKP	0°C to +70°C	±1/2	±4	P-20A
AD7545ALP	0°C to +70°C	±1/2	±2	P-20A
AD7545ABQ	-25°C to +85°C	±1/2	±4	Q-20
AD7545ACQ	-25°C to +85°C	±1/2	±2	Q-20
AD7545ABE	-25°C to +85°C	±1/2	±4	E-20A
AD7545ACE	-25°C to +85°C	±1/2	±2	E-20A
AD7545ATQ	-55°C to +125°C	±1/2	±4	Q-20
AD7545AUQ	-55°C to +125°C	±1/2	±2	Q-20
AD7545ATE	-55°C to +125°C	±1/2	±4	E-20A
AD7545AUE	-55°C to +125°C	±1/2	±2	E-20A

NOTES

¹Analog Devices reserves the right to ship ceramic packages in lieu of cerdip packages.

²To order MIL-STD-883C, Class B processed parts, add /883B to part number. Contact your local sales office for military data sheet.

³D = Ceramic DIP, E = Leadless Ceramic Chip Carrier (LCCC);

N = Plastic DIP; P = Plastic Leaded Chip Carrier (PLCC); Q = Cerdip.


PRICING (100s) U.S.\$

AD7545AKN	7.55	AD7545AKP	8.70
AD7545ALN	12.00	AD7545ALP	13.80
AD7545ABQ	9.00	AD7545ABE	15.75
AD7545ACQ	14.50	AD7545ACE	25.40
AD7545ATQ	25.50	AD7545ATE	44.65
AD7545AUQ	43.50	AD7545AUE	76.15

OUTLINE DIMENSIONS


Dimensions shown in inches and (mm).

20-Pin Plastic DIP (Suffix N)




LEAD NO. 1 IDENTIFIED BY DOT OR NOTCH
LEADS ARE SOLDER OR TIN-PLATED KOVAR OR ALLOY 42

20-Pin Cerdip (Suffix Q)



LEAD NO. 1 IDENTIFIED BY DOT OR NOTCH
LEADS ARE SOLDER OR TIN-PLATED KOVAR OR ALLOY 42


20-Pin Ceramic DIP¹



LEAD NUMBER 1 IDENTIFIED BY DOT OR NOTCH.
LEADS WILL BE EITHER GOLD OR TIN PLATED IN ACCORDANCE WITH MIL-M-38510 REQUIREMENTS.

NOTE:
¹ANALOG DEVICES RESERVES THE RIGHT TO SHIP CERAMIC PACKAGES IN LIEU OF CERDIP PACKAGES.

20-Terminal Leadless Ceramic Chip Carrier



20-Terminal Plastic Leaded Chip Carrier

