9341 93L41 93S41

4-BIT ARITHMETIC LOGIC UNIT


DESCRIPTION—The '41 4-bit arithmetic logic units can perform all the possible 16 logic operations on two variables and a variety of arithmetic operations; the Add and Subtract modes are the most important. The '41 is a pin replacement for the 54/74181.

- PROVIDE 16 OPERATIONS
 ADD, SUBTRACT, COMPARE, DOUBLE
 TWELVE OTHER ARITHMETIC OPERATIONS
- PROVIDE ALL 16 LOGIC OPERATIONS OF TWO VARIABLES EXCLUSIVE-OR, COMPARE, AND NAND, OR, NOR, PLUS TEN OTHER LOGIC OPERATIONS

ORDERING CODE: See Section 9

	PIN	COMMERCIAL GRADE	MILITARY GRADE	PKG
PKGS	ОПТ	$V_{CC} = +5.0 \text{ V } \pm 5\%,$ $T_A = 0^{\circ}\text{C to } +70^{\circ}\text{C}$	$V_{CC} = +5.0 \text{ V} \pm 10\%,$ $T_A = -55^{\circ}\text{ C} \text{ to } +125^{\circ}\text{ C}$	TYPE
Plastic DIP (P)	Α	9341PC, 93L41PC 93S41PC		9N
Ceramic DIP (D)	Α	9341DC, 93L41DC 93S41DC	9341DM, 93L41DM 93S41DM	6N
Flatpak (F)	А	9341FC, 93L41FC 93S41FC	9341FM, 93L41FM 93S41FM	4M

CONNECTION DIAGRAM PINOUT A



INPUT LOADING/FAN-OUT: See Section 3 for U.L. definitions

PIN NAMES	DESCRIPTION	93XX (U.L.) HIGH/LOW	93L (U.L.) HIGH/LOW	93\$ (U.L.) HIGH/LOW	
$\overline{A_0} - \overline{A_3}, \overline{B_0} - \overline{B_3}$	Operand Inputs (Active LOW)	3.0/3.0	1.5/0.75	3.75/3.75	
$S_0 - S_3$	Function Select Inputs	4.0/4.0	2.0/1.0	5.0/5.0	
M	Mode Control Input	1.0/1.0	0.5/0.25	1.25/1.25	
C _n F ₀ — F ₃	Carry Input	5.0/5.0	2.5/1.25	7.5/7.5	
$\overline{F}_0 - \overline{F}_3$	Function Outputs (Active LOW)	20/10	10/5.0 (3.0)	25/12.5	
A = B	Comparator Output	OC*/10	OC*/5.0 (3.0)	OC*/12.5	
Ğ	Carry Generator Output (Active LOW)	20/10	10/5.0 (3.0)	25/12.5	
P	Carry Propagate Output (Active LOW)	20/10	10/5.0 (3.0)	25/12.5	
Cn + 4	Carry Output	20/10	10/5.0 (3.0)	25/12.5	

FUNCTIONAL DESCRIPTION — The '41 is a 4-bit high speed parallel arithmetic logic unit (ALU). Controlled by the four Function Select inputs $(S_0 - S_3)$ and the Mode Control input (M), it can perform all the 16 possible operations or 16 different arithmetic operations on active HIGH or active LOW operands. The Function Table below lists these operations.

When the Mode Control input (M) is HIGH, all internal carries are inhibited and the device performs logic operations on the individual bits as listed. When the Mode Control input is LOW, the carries are enabled and the device performs arithmetic operations on the two 4-bit words. The device incorporates full internal carry lookahead and provides for either ripple carry between devices using the C_{n+4} output, or for carry lookahead betweeen packages using the signals \overline{P} (Carry Propagate) and \overline{G} (Carry Generate). \overline{P} and \overline{G} are not affected by carry in. When speed requirements are not stringent, the '41 can be used in a simple ripple carry mode by connecting the Carry output (C_{n+4}) signal to the Carry input (C_{n}) of the next unit. For super high speed operation the Schottky '41 should be used in conjunction with the '42 carry lookahead circuit.

The A = B output from the '41 goes HIGH when all four \overline{F}_n outputs are HIGH and can be used to indicate logic equivalence over four bits when the unit is in the subtract mode. The A = B output is open-collector and can be wired-AND with the other A = B outputs to give a comparison for more than four bits. The A = B signal can also be used with the $C_n + A$ signal to indicate A > B and A < B.

The Function Table lists the arithmetic operations that are performed without a carry in. An incoming carry adds a one to each operation. Thus select code LHHL generates A minus B minus 1 (2s complement notation) without a carry in and generates A minus B when a carry is applied. Because subtraction is actually performed by complementary addition (1s complement), a carry out means borrow; thus a carry is generated when there is no underflow and no carry is generated when there is underflow.

As indicated the '41 can be used with either active LOW inputs producing active LOW outputs or with active HIGH inputs producing active HIGH outputs. For either case the table lists the operations that are performed to the operands labled inside the logic symbol.

FUNCTION TABLE

М	MODE SELECT INPUTS		ACT	TIVE LOW INPUTS & OUTPUTS	ACTIVE HIGH INPUTS & OUTPUTS		
S ₃	S ₂	S ₁	S ₀		ARITHMETIC** (M = L) (C _n = L)		ARITHMETIC** (M = L) (C _n = H)
L L L	L L L	L H H	LHH		A minus 1 AB minus 1 AB minus 1 minus 1	Ā Ā + B ĀB Logic 0	A A + B A + B minus 1
L L L	H H H H	L H H	L H L	Ā + B B Ā ⊕ B A + B	A plus $(A + \overline{B})$ AB plus $(A + \overline{B})$ A minus B minus 1 $A + \overline{B}$	ĀB B A⊕B AB	A plus AB (A + B) plus AB A minus B minus 1 AB minus 1
1111	L L L	L H H	L H L	ĀB A (+) B B A + B	A plus (A + B) A plus B AB plus (A + B) A + B	Ā + B A ⊕ B B AB	A plus AB A plus B (A + B) plus AB AB minus 1
1111	H H H	L H H	L H L	Logic 0 AB AB A	A plus A* AB plus A AB minus A A	Logic 1 A + B A + B A	A plus A* (A + B) plus A (A + B) plus A A minus 1

^{*}Each bit is shifted to the next more significant position


^{**}Arithmetic operations expressed in 2s complement notation

H = HIGH Voltage Level


L = LOW Voltage Level

LOGIC SYMBOLS


ACTIVE LOW OPERANDS



ACTIVE HIGH OPERANDS



LOGIC DIAGRAM



	OPERATING TEMPERATURE RANGE	

SYMBOL	PARAMETER		93XX		93L		938		UNITS	CONDITIONS
O TIMBOL	TATAMETER.		Min	Max	Min	Max	Min	Max		CONDITIONS
Icc	Power Supply Current	XM		127 140				125 140	mA	$V_{CC}=Max$ $C_n, \overline{B}_0 - \overline{B}_3 = Gnd$ All Other Inputs = 4.5 V
lcc	Power Supply Current	XM		135 150				135 150	mA	V _{CC} = Max M, S ₀ - S ₃ = 4.5 V All Other Inputs = Gnd
lcc	Power Supply Current					36			mA	V _{CC} = Max

AC CHARACTERISTICS: $V_{CC} = +5.0 \text{ V}$, $T_A = +25^{\circ} \text{ C}$ (See Section 3 for waveforms and load configurations)

		93X	X	9	3L	9:	38		
SYMBOL	PARAMETER		C_L = 15 pF R_L = 400 Ω		15 pF	$C_L = 15 pF$ $R_L = 280 \Omega$		UNITS	CONDITIONS
		Min N	Max	Min	Max	Min	Max		
tpLH tpHL	Propagation Delay C _n to C _n + 4		16 17		51 22		12 12	ns	M = Gnd Figs. 3-1, 3-4 Tables I & II
tplH tpHL	Propagation Delay C _n to F		17 17		37 42		12 12	ns	M = Gnd Figs. 3-1, 3-4 Table I
tpLH tpHL	Propagation Delay \overline{A}_n or \overline{B}_n to \overline{G}		19 12		51 26		14 14	ns	M, S_1 , S_2 = Gnd S_0 , S_3 = 4.5 V Figs. 3-1, 3-5 Table I
tplH tpHL	Propagation Delay \overline{A}_n or \overline{B}_n to \overline{G}		22 17		50 43		15 15	ns	M, S_0 , S_3 = Gnd S_1 , S_2 = 4.5 V Figs. 3-1, 3-4, 3-5 Table II
tPLH tPHL	Propagation Delay \overline{A}_n or \overline{B}_n to \overline{P}		19 15		50 46		14 14	ns	M, S ₁ , S ₂ , = Gnd S ₀ , S ₃ , = 4.5 V Figs. 3-1, 3-5 Table I
tplH tpHL	Propagation Delay Ā _n or Ē _n to P		21 21		38 63		15 15	ns	M, S_0 , $S_3 = Gnd$ S_1 , $S_2 = 4.5$ V Figs. 3-1, 3-4, 3-5 Table II
tplH tpHL	Propagation Delay Ā _i or B̄ _i to F̄ _i		26 26		36 65		20 20	ns	M, S_1 , $S_3 = Gnd$ S_0 , $S_3 = 4.5 V$ Figs. 3-1, 3-5 Table I

AC CHARACTERISTICS: V_{CC} = +5.0 V, T_A = +25°C (Cont'd)

		93	BXX	9	3L	938			
SYMBOL	PARAMETER	_	$C_L = 15 \text{ pF}$ $R_L = 400 \Omega$		C _L = 15 pF		15 pF 280 Ω	UNITS	CONDITIONS
		Min	Max	Min	Max	Min	Max		
tPLH tPHL	Propagation Delay Ā _i or B̄ _i to F̄ _i		26 32		39 49		21 21	ns	M, S ₀ , S ₃ = Gnd S ₁ , S ₂ = 4.5 V Figs. 3-1, 3-4, 3-5 Table II
tpLH tpHL	Propagation Delay Ā _i or B̄ _i to F̄ _{i+1}		29 25		56 62		24 24	ns	M, S_1 , S_2 = Gnd S_0 , S_3 = 4.5 V Figs. 3-1, 3-5 Table I
tPLH tPHL	Propagation Delay Ā _i or B̄ _i to F̄ _{i+1}		29 30		68 71		25 25	ns	M, S ₀ , S ₃ = Gnd S ₁ , S ₂ = 4.5 V Figs. 3-1, 3-4, 3-5 Table II
tpLH tpHL	Propagation Delay Ā _n or B̄ _n to F		24 24		51 49		20 20	ns	M = 4.5 V Figs. 3-1, 3-5 Table III
tplH tpHL	Propagation Delay \overline{A}_n or \overline{B}_n to C_n + 1		21 30		46 60		18.5 18.5	ns	M, S_1 , S_2 = Gnd S_0 , S_3 = 4.5 V Figs. 3-1, 3-4 Table I
tplh tphl	Propagation Delay \overline{A}_n or \overline{B}_n to C_n + 1		25 30		60 58		23 23	ns	M, S ₀ , S ₃ = Gnd S ₁ , S ₂ = 4.5 V Figs. 3-1, 3-4, 3-5 Table II
tPLH tPHL	Propagation Delay \overline{A}_n or \overline{B}_n to $A = B$		40 42		68 72		23 23	ns	M, S_0 , $S_3 = Gnd$ S_1 , $S_2 = 4.5$ V $R_L = 400 \Omega$ to 5.0 V; Figs. $3-1$, 3-4, $3-5$; Table II

SUM MODE TEST TABLE I

FUNCTION INPUTS: $S_0 = S_3 = 4.5 \text{ V}, S_1 = S_2 = M = 0 \text{ V}$

SYMBOL	INPUT UNDER	• • • • • • • • • • • • • • • • • • • •	R INPUT E BIT	OTHER DA	OTHER DATA INPUTS			
0,,,,,,,,,,	TEST	APPLY 4.5 V	APPLY GND	APPLY 4.5 V	APPLY GND	UNDER TEST		
tpLH tpHL	Āi	Bi	None	Remaining Ā and B	Cn	Fi		
t _{PLH} t _{PHL}	- B _i	Āi	None	Remaining Ā and B	Cn	Fi		
tpLH tpHL	Āi	Bi	None	Cn	Remaining Ā and B	Fi + 1		
tpLH tpHL	B̄ _i	Āi	None	Cn	Remaining Ā and Ē	Fi + 1		
tpLH tpHL	Ā	B	None	None	Remaining Ā and B, Cn	P		
tpLH tpHL	B	Ā	None	None	Remaining Ā and B̄, C _n	P		
tpLH tpHL	Ā	None	B	Remaining B	Remaining Ā, C _n	Ğ		
tpLH tpHL	B	None	Ā	Remaining B	Remaining Ā, C _n	G		
tpLH tpHL	Ā	None	B	Remaining B	Remaining Ā, C _n	Cn + 4		
tpLH tpHL	B	None	Ā	Remaining B	Remaining Ā, C _n	Cn + 4		
tpLH tpHL	Cn	None	None	AII Ā	All B	Any F or C _{n + 4}		

SYMBOL	INPUT UNDER		INPUT E BIT	OTHER DA	TA INPUTS	OUTPUT
31 MIDOL	TEST	APPLY 4.5 V	APPLY GND	APPLY 4.5 V	APPLY GND	TEST
tpLH tpHL	Ā	None	B	Remaining Ā	Remaining B, C _n	Fi
tpLH tpHL	B	Ā	None	Remaining Ā	Remaining B, C _n	Fi
tPLH tPHL	Āi	None	Bi	Remaining B, C _n	Remaining Ā	Fi + 1
tpLH tpHL	Bi	Āi	None	Remaining B, C _n	Remaining Ā	Fi + 1
tpLH tpHL	Ā	None	B	None	Remaining Ā and B, C _n	P
tpLH tpHL	B	Ā	None	None	Remaining Ā and B̄, C _n	P
t _{PLH} t _{PHL}	Ā	B	None	None	Remaining Ā and B, C _n	G
tpLH tpHL	B	None	Ā	None	Remaining Ā and B̄, C _n	G
tpLH tpHL	Ā	None	B	Remaining Ā	Remaining B, C _n	A = B
tpLH tpHL	B	Ā	None	Remaining Ā	Remaining B, C _n	A = B
tpLH tpHL	Ā	B	None	None	Remaining Ā and Ē, C _n	Cn + 4
tpLH tpHL	В	None	Ā	None	Remaining Ā and B, C _n	Cn + 4
tpLH tpHL	Cn	None	None	All Ā and B	None	Cn + 4

LOGIC MODE TEST TABLE III FUNCTION INPUTS: $S_1 = S_2 = M = 4.5 \text{ V}, S_0 = S_3 = 0 \text{ V}$

SYMBOL	INPUT UNDER		INPUT E BIT	OTHER D	ATA INPUTS	OUTPUT UNDER
	TEST	APPLY 4.5 V	APPLY GND	APPLY 4.5 V	APPLY GND	TEST
tpLH tpHL	Ā	B	None	None	Remaining Ā and Ē, C _n	Any F
tpLH tpHL	B	Ā	None	None	Remaining Ā and B, Cn	Any F