

DESCRIPTION

The 93415A and 93425A, with a typical access time of 30ns, are ideal for cache buffer applications and for systems requiring very high speed main memory.

Both the 93415A and 93425A require a single +5V power supply and feature very low current pnp input structures. They include on-chip decoding and a chip enable input for ease of memory expansion, and feature either open collector or tri-state outputs for optimization of word expansion in bused organizations.

Both devices are available in the commercial temperature range (0°C to +75°C).


FEATURES

- Address access time: 45ns max
- Write cycle time: 45ns max
- Power dissipation: 0.5mW/bit typ
- Input loading: -250µA max
- On-chip address decoding
- Output options:
 93415A: Open collector
 93425A: Tri-state
- Non-inverting output
- Blanked output during Write
- Fully TTL compatible

APPLICATIONS

- High speed main frame
- Cache memory
- Buffer storage
- Writable control store

PIN CONFIGURATION




TRUTH TABLE

MODE	CE	WE	D IN	D OUT	
				93415A	93425A
Read	0	1	X	Stored data	Stored data
Write low	0	0	0	1	High-Z
Write high	0	0	1	1	High-Z
Disabled	1	X	X	1	High-Z

X = Don't care

BLOCK DIAGRAM



ABSOLUTE MAXIMUM RATINGS

PARAMETER ¹	RATING	UNIT
V _{CC} Supply voltage	+7	Vdc
V _{IN} Input voltage	+5.5	Vdc
V _{OH} Output voltage		Vdc
High (93415A)	+5.5	
V _O Off-state (93425A)	+5.5	
Temperature range		°C
T _A Operating	0 to +75	
T _{STG} Storage	-65 to +150	

DC ELECTRICAL CHARACTERISTICS 0°C ≤ T_A ≤ +75°C, 4.75V ≤ V_{CC} ≤ 5.25V

PARAMETER	TEST CONDITIONS	LIMITS			UNIT
		Min	Typ ²	Max	
V _{IL} Input voltage Low ¹	V _{CC} = Min			.85	V
V _{IH} Input voltage High ¹	V _{CC} = Max	2.1			
V _{IC} Clamp ^{1,3}	V _{CC} = Min, I _{IN} = -12mA		-1.0	-1.5	
V _{OL} Output voltage Low ^{1,4}	V _{CC} = Min I _{OL} = 16mA		0.35	0.45	V
V _{OH} Output voltage High (93425A) ^{1,5}	I _{OH} = -2mA	2.4			
I _{IL} Input current Low	V _{IN} = 0.45V		-10	-250	μA
I _{IH} Input current High	V _{IN} = 5.5V		1	25	
I _{OLK} Output current Leakage (93415A) ⁶	V _{CC} = Max V _{OUT} = 5.5V		1	40	μA
I _{O(OFF)} Output current Hi-Z state (93425A)	V _{CC} = Max V _{OUT} = 5.5V		1	60	μA
I _{OS} Output current Short circuit (93425A) ⁷	V _{CC} = Max V _{OUT} = 0V	-20	-1	-100	mA
I _{CC} V _{CC} supply current ⁸	V _{CC} = Max 0 < T _A < 25°C T _A ≥ 25°C T _A ≤ 0°C		120 95	155 130 170	mA
C _{IN} Capacitance Input	V _{CC} = 5.0V V _{IN} = 2.0V		4		pF
C _{OUT} Capacitance Output	V _{OUT} = 2.0V		7		


AC ELECTRICAL CHARACTERISTICS⁹ $R_1 = 270\Omega$, $R_2 = 600\Omega$, $C_L = 30\text{pF}$, $0^\circ\text{C} \leq T_A \leq +75^\circ\text{C}$, $4.75\text{V} \leq V_{CC} \leq 5.25\text{V}$

PARAMETER	TO	FROM	LIMITS			UNIT
			Min	Typ ²	Max	
T_{AA} T_{CE}	Access time Address Chip enable			30 15	45 30	ns
T_{CD} T_{WD}	Disable time Output Output	Chip enable Write enable		15 20	30 30	ns
T_{WR}	Write recovery time			20	30	ns
T_{WSA} T_{WHA}	Setup and hold time Setup time Hold time	Write enable Address	5	0		ns
T_{WSD} T_{WHD}	Setup time ¹⁰ Hold time	Write enable Data in	40 5	35 0		
T_{WSC} T_{WHC}	Setup time Hold time	Write enable \overline{CE}	5	0		
T_{WP}	Pulse width Write enable ¹¹		35	25		ns


NOTES

- All voltage values are with respect to network ground terminal.
- All typical values are at $V_{CC} = 5\text{V}$, $T_A = 25^\circ\text{C}$.
- Test each input one at a time.
- Measured with a logic low stored. Output sink current is supplied through a resistor to V_{CC} .
- Measured with V_{IL} applied to \overline{CE} and a logic high stored.
- Measured with V_{IH} applied to \overline{CE} .
- Duration of the short circuit should not exceed 1 second.
- I_{CC} is measured with the write enable and memory enable inputs grounded, all other inputs at 4.5V, and the output open.
- The operating ambient temperature ranges are guaranteed with transverse air flow exceeding 400 linear feet per minute and a 2-minute warm-up. Typical thermal resistance values of the package at maximum temperature are:
 θ_{JA} junction to ambient at 400fpm air flow- $50^\circ\text{C}/\text{watt}$
 θ_{JA} junction to ambient-still air- $90^\circ\text{C}/\text{watt}$
 θ_{JA} junction to case- $20^\circ\text{C}/\text{watt}$
- For minimum Write pulse width.
- Minimum required to guarantee a Write into the slowest bit.



TEST LOAD CIRCUIT



VOLTAGE WAVEFORM



TIMING DIAGRAMS



MEMORY TIMING DEFINITIONS

- T_{WR}** Delay between end of Write Enable pulse and when Data Output becomes valid. (Assuming Address still valid—not as shown.)
- T_{CE}** Delay between beginning of Chip Enable low (with Address valid) and when Data Output becomes valid.
- T_{CD}** Delay between when Chip Enable becomes high and Data Output is in off state.
- T_{AA}** Delay between beginning of valid Address (with Chip Enable low) and when Data Output becomes valid.
- T_{WSC}** Required delay between beginning of valid Chip Enable and beginning of Write Enable pulse.
- T_{WHD}** Required delay between end of Write Enable pulse and end of valid Input Data.
- T_{WP}** Width of Write Enable pulse.
- T_{WSA}** Required delay between beginning of valid Address and beginning of Write Enable pulse.
- T_{WSD}** Required delay between beginning of valid Data Input and end of Write Enable pulse.
- T_{WD}** Delay between beginning of Write Enable pulse and when Data Output is in off state.
- T_{WHC}** Required delay between end of Write Enable pulse and end of Chip Enable.
- T_{WHA}** Required delay between end of Write Enable pulse and end of valid Address.