NXP

Freescale Semiconductor
56826 Product Brief

The 56F826 is a member of the 56800 core-based family of Digital Signal Controllers. It combines, on a single chip, the processing power of a DSP and the functionality of a microcontroller with a flexible set of peripherals to create an extremely cost-effective solution. Because of its low cost, configuration flexibility, and compact program code, the 56F826 is well-suited for many applications. The 56800 core is based on a Harvard-style architecture consisting of three execution units operating in parallel, allowing as many as six operations per instruction cycle. The microprocessor-style programming model and optimized instruction set allow straightforward generation of efficient, compact code for both DSP and MCU applications. The instruction set is also highly efficient for C compilers to enable rapid development of optimized control applications.

BENEFITS

- Low-power applications supported by multiple operating modes
- Flash memory is engineered to provide reliable, non-volatile memory storage, eliminating the need for external storage devices
- Easy to program with flexible application development tools
- Optimized for C compiler efficiency
- Simple updating of Flash memory through SPI, SCI or OnCE™, using on-chip boot loader
- Simple interface with other asynchronous serial communication devices and off-chip EE memory
- Sophisticated debugging using On-Chip Emulation (OnCE) to view core, peripheral, and memory contents

56800 CORE FEATURES

- Efficient 16-bit 56800 controller engine with dual Harvard architecture
- As many as 40 Million Instructions Per Second (MIPS) at 80MHz core frequency
- Single-cycle 16 x 16-bit parallel Multiplier-Accumulator (MAC)
- Two 36-bit accumulators including extension bits
- 16-bit bidirectional barrel shifter
- Parallel instruction set with unique addressing modes
- Hardware DO and REP loops
- Three internal address buses and one external address bus
- Four internal data buses and one external data bus
- Instruction set supports both DSP and controller functions
- Controller-style addressing modes and instructions for compact code
- Efficient C compiler and local variable support
- Software subroutine and interrupt stack with depth limited only by memory
- JTAG/OnCE debug programming interface

EXAMPLE APPLICATIONS

- Noise suppression
- ID tag readers
- Sonic/subsonic detectors
- Security access devices
- Remote metering
- Sonic alarms
- General purpose devices

Cop/Watchdog	Program Memory		
Ext Memory I/F	RAM 512K x 16	FLASH 32K x 16	SPI
	Boot Flash 2K x 16		(2) SCI or SPI
Up to 46 GPIO	**56800 Core** 40 MIPS		SSI
16-Bit Quad Timer			
Time of Day			
	Data Memory		
PLL	RAM 4K x 16	FLASH 2K x 16	
JTAG/OnCE			

freescale™
semiconductor

MEMORY FEATURES

- Harvard architecture permits as many as three simultaneous accesses to program and data memory
- On-chip Memory including a low-cost, high-volume Flash solution
  - 32K x 16-bit words of Program Flash
  - 512K x 16-bit words of Program RAM
  - 2K x 16-bit words of Data Flash
  - 4K x 16-bit words of Data RAM
  - 2K x 16-bit words of Boot Flash
- Off-chip memory expansion capabilities
  - As much as 64K x 16 bits of data memory
  - As much as 64K x 16 bits of program memory

AWARD-WINNING DEVELOPMENT ENVIRONMENT

- Processor Expert^{TM} (PE) provides a Rapid Application Design (RAD) tool that combines easy-to-use component-based software application creation with an expert knowledge system.
- The CodeWarrior Integrated Development Environment is a sophisticated tool for code navigation, compiling, and debugging. A complete set of evaluation modules (EVMs) and development system cards will support concurrent engineering. Together, PE, CodeWarrior and EVMs create a complete, scalable tools solution for easy, fast, and efficient development.

56F826 PERIPHERAL CIRCUIT FEATURES

- General purpose Quad Timer
- One Serial Peripheral Interface (SPI)
- A second Serial Peripheral Interface (SPI) or two Serial Communication Interfaces (SCI)
- Synchronous Serial Interface (SSI)
- 16 dedicated general purpose I/O (GPIO) pins
- 46 shared general purpose I/O (GPIO) pins
- Computer Operating Properly (COP)/ Watchdog timer
- Two external interrupt pins
- External reset pin for hardware reset
- JTAG/OnCE™ for unobtrusive, processor speed-independent debugging
- Software-programmable, Phase Lock Loop-based frequency synthesizer
- One Time of Day module

PRODUCT DOCUMENTATION

56800 Reference Manual	Detailed peripheral description of the 56800 architecture, 16-bit core processor and the instruction set Order Number: DSP56800FM
56F826/827 User Manual	Detailed description of memory, peripherals, and interfaces of the 56F826/827 Order Number: DSP56F826-827UM
56F826 Technical Data Sheet	Electrical and timing specifications, pin descriptions, and package descriptions Order Number: DSP56F826

ORDERING INFORMATION

PART	DSP56F826
PACKAGES	100 LQFP (80 MHz)
ORDER NUMBERS	DSP56F826BU80
SUPPLY VOLTAGE	3.0V - 3.6V 2.25V - 2.75V