


54/7437 54LS/74LS37

QUAD 2-INPUT NAND BUFFER

CONNECTION DIAGRAM PINOUT A

ORDERING CODE: See Section 9

PKGS	PIN OUT	COMMERCIAL GRADE	MILITARY GRADE	PKG TYPE
		$V_{CC} = +5.0\text{ V} \pm 5\%$, $T_A = 0^\circ\text{C to } +70^\circ\text{C}$	$V_{CC} = +5.0\text{ V} \pm 10\%$, $T_A = -55^\circ\text{C to } +125^\circ\text{C}$	
Plastic DIP (P)	A	7437PC, 74LS37PC		9A
Ceramic DIP (D)	A	7437DC, 74LS37DC	5437DM, 54LS37DM	6A
Flatpak (F)	A	7437FC, 74LS37FC	5437FM, 54LS37FM	3I



INPUT LOADING/FAN-OUT: See Section 3 for U.L. definitions

PINS	54/74 (U.L.) HIGH/LOW	54/74LS (U.L.) HIGH/LOW
Inputs Outputs	1.0/1.0 30/30	0.5/0.25 30/15 (7.5)

DC AND AC CHARACTERISTICS: See Section 3*

SYMBOL	PARAMETER	54/74		54/74LS		UNITS	CONDITIONS	
		Min	Max	Min	Max			
V _{OH}	Output HIGH Voltage	XM	2.4	2.5		V	V _{CC} = Max, I _{OH} = -1.2 mA V _{IN} = V _{IL}	
		XC	2.4	2.7				
V _{OL}	Output LOW Voltage	XM, XC	0.4			V	V _{CC} = Min V _{IN} = 2.0 V	
		XM		0.4				
		XC		0.5				
I _{OS}	Output Short Circuit Current	XM	-20 -70	-30 -130		mA	V _{CC} = Min, V _{OUT} = 0 V	
		XC	-18 -70	-30 -130				
I _{CCH} I _{CCL}	Power Supply Current		15.5 54	2.0 12		mA	V _{CC} = Max	
t _{PLH} t _{PHL}	Propagation Delay		22 15	20 20		ns	Figs. 3-1, 3-4	

*DC limits apply over operating temperature range; AC limits apply at T_A = +25°C and V_{CC} = +5.0 V.