

# 54LS/74LS273

## 8-BIT REGISTER

(With Clear)

**DESCRIPTION** — The '273 is a high speed 8-bit register, consisting of eight D-type flip-flops with a common Clock and an asynchronous active LOW Master Reset. This device is supplied in a 20-pin package featuring 0.3 inch row spacing.


- **EDGE-TRIGGERED**
- **8-BIT HIGH SPEED REGISTER**
- **PARALLEL IN AND OUT**
- **COMMON CLOCK AND MASTER RESET**

**ORDERING CODE:** See Section 9


PKGS	PIN OUT	COMMERCIAL GRADE	MILITARY GRADE	PKG TYPE
		V <sub>CC</sub> = +5.0 V ±5%, T <sub>A</sub> = 0°C to +70°C	V <sub>CC</sub> = +5.0 V ±10%, T <sub>A</sub> = -55°C to +125°C	
Plastic DIP (P)	A	74LS273PC		9Z
Ceramic DIP (D)	A	74LS273DC	54LS273DM	4E
Flatpak (F)	A	74LS273FC	54LS273FM	4F

### CONNECTION DIAGRAM

#### PINOUT A



### LOGIC SYMBOL




V<sub>CC</sub> = Pin 20  
GND = Pin 10

**INPUT LOADING/FAN-OUT:** See Section 3 for U.L. definitions



PIN NAMES	DESCRIPTION	54/74LS (U.L.) HIGH/LOW
CP	Clock Pulse Input (Active Rising Edge)	0.5/0.25
D <sub>0</sub> — D <sub>7</sub>	Data Inputs	0.5/0.25
MR	Asynchronous Master Reset Input (Active LOW)	0.5/0.25
Q <sub>0</sub> — Q <sub>7</sub>	Flip-flop Outputs	10/5.0 (2.5)

### LOGIC DIAGRAM



**FUNCTIONAL DESCRIPTION** — The '273 is an 8-bit parallel register with a common Clock and common Master Reset. When the  $\overline{MR}$  input is LOW, the Q outputs are LOW, independent of the other inputs. Information meeting the setup and hold time requirements of the D inputs is transferred to the Q outputs on the LOW-to-HIGH transition of the clock input.

**TRUTH TABLE**

INPUTS			OUTPUTS
MR	CP	D <sub>n</sub>	Q <sub>n</sub>
L	X	X	L
H		H	H
H		L	L

H = HIGH Voltage Level  
L = LOW Voltage Level  
X = Immaterial

**DC CHARACTERISTICS OVER OPERATING TEMPERATURE RANGE** (unless otherwise specified)

SYMBOL	PARAMETER	54/74LS		UNITS	CONDITIONS
		Min	Max		
I <sub>CC</sub>	Power Supply Current	27		mA	V <sub>CC</sub> = Max

**AC CHARACTERISTICS:** V<sub>CC</sub> = +5.0 V, T<sub>A</sub> = +25° C (See Section 3 for waveforms and load configurations)

SYMBOL	PARAMETER	54/74LS		UNITS	CONDITIONS
		C <sub>L</sub> = 15 pF			
		Min	Max		
f <sub>max</sub>	Maximum Clock Frequency	30		MHz	Figs. 3-1, 3-8
t <sub>PLH</sub> t <sub>PHL</sub>	Propagation Delay CP to Q <sub>n</sub>	24		ns	Figs. 3-1, 3-8
t <sub>PHL</sub>	Propagation Delay MR to Q <sub>n</sub>	27		ns	Figs. 3-1, 3-16

**AC OPERATING REQUIREMENTS:** V<sub>CC</sub> = +5.0 V, T<sub>A</sub> = +25° C

SYMBOL	PARAMETER	54/74LS		UNITS	CONDITIONS
		Min	Max		
t <sub>s</sub> (H) t <sub>s</sub> (L)	Setup Time HIGH or LOW D <sub>n</sub> to CP	15		ns	Fig. 3-6
t <sub>h</sub> (H) t <sub>h</sub> (L)	Hold Time HIGH or LOW D <sub>n</sub> to CP	5.0			
t <sub>w</sub> (H) t <sub>w</sub> (L)	CP Pulse Width HIGH or LOW	20		ns	Fig. 3-8
t <sub>w</sub> (L)	$\overline{MR}$ Pulse Width LOW	20		ns	Fig. 3-16
t <sub>rec</sub>	Recovery Time MR to CP	15		ns	Fig. 3-16