


**54S/74S251**  
**54LS/74LS251**  
**8-INPUT MULTIPLEXER**  
 (With 3-State Outputs)

**CONNECTION DIAGRAM**  
**PINOUT A**




**DESCRIPTION** — The '251 is a high speed 8-input digital multiplexer. It provides, in one package, the ability to select one bit of data from up to eight sources. It can be used as universal function generator to generate any logic function of four variables. Both assertion and negation outputs are provided.

- **MULTIFUNCTIONAL CAPABILITY**
- **ON-CHIP SELECT LOGIC DECODING**
- **INVERTING AND NON-INVERTING 3-STATE OUTPUTS**

**ORDERING CODE:** See Section 9

PKGS	PIN OUT	COMMERCIAL GRADE	MILITARY GRADE	PKG TYPE
		V <sub>CC</sub> = +5.0 V ±5%, T <sub>A</sub> = 0°C to +70°C	V <sub>CC</sub> = +5.0 V ±10%, T <sub>A</sub> = -55°C to +125°C	
Plastic DIP (P)	A	74S251PC, 74LS251PC		9B
Ceramic DIP (D)	A	74S251DC, 74LS251DC	54S251DM, 54LS251DM	6B
Flatpak (F)	A	74S251FC, 74LS251FC	54S251FM, 54LS251FM	4L

**LOGIC SYMBOL**



V<sub>CC</sub> = Pin 16  
 GND 4 Pin 8

**INPUT LOADING/FAN-OUT:** See Section 3 for U.L. definitions

PIN NAMES	DESCRIPTION	54/74S (U.L.) HIGH/LOW	54/74LS (U.L.) HIGH/LOW
S <sub>0</sub> — S <sub>2</sub>	Select Inputs	1.25/1.25	0.5/0.25
OE	3-State Output Enable Inputs (Active LOW)	1.25/1.25	0.5/0.25
I <sub>0</sub> — I <sub>7</sub>	Multiplexer Input	1.25/1.25	0.5/0.25
Z	Multiplexer Output	162/12.5 (50)	65/5.0 (25)/(2.5)
Z-bar	Complementary Multiplexer Output	162/12.5 (50)	65/5.0 (25)/(2.5)

**FUNCTIONAL DESCRIPTION** — This device is a logical implementation of a single-pole, 8-position switch with the switch position controlled by the state of three Select inputs, S<sub>0</sub>, S<sub>1</sub>, S<sub>2</sub>. Both assertion and negation outputs are provided. The Output Enable input ( $\overline{OE}$ ) is active LOW. When it is activated, the logic function provided at the output is:

$$Z = \overline{OE} \cdot (I_0 \cdot \overline{S_0} \cdot \overline{S_1} \cdot \overline{S_2} + I_1 \cdot S_0 \cdot \overline{S_1} \cdot \overline{S_2} + I_2 \cdot \overline{S_0} \cdot S_1 \cdot \overline{S_2} + I_3 \cdot S_0 \cdot S_1 \cdot \overline{S_2} + I_4 \cdot \overline{S_0} \cdot \overline{S_1} \cdot S_2 + I_5 \cdot S_0 \cdot \overline{S_1} \cdot S_2 + I_6 \cdot \overline{S_0} \cdot S_1 \cdot S_2 + I_7 \cdot S_0 \cdot S_1 \cdot S_2)$$


When the Output Enable is HIGH, both outputs are in the high impedance (high Z) state. This feature allows multiplexer expansion by tying the outputs of up to 128 devices together. When the outputs of the 3-state devices are tied together, all but one device must be in the high impedance state to avoid high currents that would exceed the maximum ratings. The Output Enable signals should be designed to ensure there is no overlap in the active LOW portion of the enable voltages.

**TRUTH TABLE**

INPUTS				OUTPUTS	
$\overline{OE}$	S <sub>2</sub>	S <sub>1</sub>	S <sub>0</sub>	$\overline{Z}$	Z
H	X	X	X	Z	Z
L	L	L	L	$\overline{I_0}$	I <sub>0</sub>
L	L	L	H	$\overline{I_1}$	I <sub>1</sub>
L	L	H	L	$\overline{I_2}$	I <sub>2</sub>
L	L	H	H	$\overline{I_3}$	I <sub>3</sub>
L	H	L	L	$\overline{I_4}$	I <sub>4</sub>
L	H	L	H	$\overline{I_5}$	I <sub>5</sub>
L	H	H	L	$\overline{I_6}$	I <sub>6</sub>
L	H	H	H	$\overline{I_7}$	I <sub>7</sub>

H = HIGH Voltage Level  
 L = LOW Voltage Level  
 X = Immaterial  
 Z = High Impedance

**LOGIC DIAGRAM**



**DC CHARACTERISTICS OVER OPERATING TEMPERATURE RANGE** (unless otherwise specified)

SYMBOL	PARAMETER		54/74S		54/74LS		UNITS	CONDITIONS
			Min	Max	Min	Max		
I <sub>OS</sub>	Output Short Circuit Current		-40	-100	-20	-100	mA	V <sub>CC</sub> = Max
I <sub>CC</sub>	Power Supply Current	Outputs ON				10	mA	V <sub>CC</sub> = Max; I <sub>n</sub> , S <sub>n</sub> = 4.5 V OE = Gnd
		Outputs OFF		85		12		V <sub>CC</sub> = Max; OE, I <sub>n</sub> = 4.5 V

**AC CHARACTERISTICS:** V<sub>CC</sub> = +5.0 V, T<sub>A</sub> = +25°C (See Section 3 for waveforms and load configurations)

SYMBOL	PARAMETER		54/74S		54/74LS		UNITS	CONDITIONS
			C <sub>L</sub> = 15 pF R <sub>L</sub> = 280 Ω		C <sub>L</sub> = 15 pF			
			Min	Max	Min	Max		
t <sub>PLH</sub> t <sub>PHL</sub>	Propagation Delay S <sub>n</sub> to Z		15 13.5		23 33		ns	Figs. 3-1, 3-20
t <sub>PLH</sub> t <sub>PHL</sub>	Propagation Delay S <sub>n</sub> to Z		18 19.5		45 30		ns	Figs. 3-1, 3-20
t <sub>PLH</sub> t <sub>PHL</sub>	Propagation Delay I <sub>n</sub> to Z		12 12		28 26		ns	Figs. 3-1, 3-5
t <sub>PLH</sub> t <sub>PHL</sub>	Propagation Delay I <sub>n</sub> to Z		7.0 7.0		15 15		ns	Figs. 3-1, 3-4
t <sub>PZH</sub> t <sub>PZL</sub>	Output Enable Time OE to Z or Z		19.5 21		20 25		ns	Figs. 3-3, 3-11, 3-12 R <sub>L</sub> = 2 kΩ ('LS251)
t <sub>PHZ</sub> t <sub>PLZ</sub>	Output Disable Time OE to Z or Z		8.5 14		25 20		ns	Figs. 3-3, 3-11, 3-12 R <sub>L</sub> = 2 kΩ ('LS251) C <sub>L</sub> = 5 pF