


54/7412

TRIPLE 3-INPUT NAND GATE

(With Open-Collector Output)

CONNECTION DIAGRAM
PINOUT A



ORDERING CODE: See Section 9

PKGS	PIN OUT	COMMERCIAL GRADE	MILITARY GRADE	PKG TYPE
		$V_{CC} = +5.0\text{ V} \pm 5\%$, $T_A = 0^\circ\text{C to } +70^\circ\text{C}$	$V_{CC} = +5.0\text{ V} \pm 10\%$, $T_A = -55^\circ\text{C to } +125^\circ\text{C}$	
Plastic DIP (P)	A	7412PC		9A
Ceramic DIP (D)	A	7412DC	5412DM	6A
Flatpak (F)	A	7412FC	5412FM	3I

INPUT LOADING/FAN-OUT: See Section 3 for U.L. definitions

PINS	54/74 (U.L.) HIGH/LOW
Inputs	1.0/1.0
Outputs	OC**/10

DC AND AC CHARACTERISTICS: See Section 3*

SYMBOL	PARAMETER	54/74		UNITS	CONDITIONS	
		Min	Max			
I_{CCH}	Power Supply Current		6.0	mA	$V_{IN} = \text{Gnd}$	$V_{CC} = \text{Max}$
I_{CCL}			16.5		$V_{IN} = \text{Open}$	
t_{PLH} t_{PHL}	Propagation Delay		45 15	ns	Figs. 3-2, 3-4	

*DC limits apply over operating temperature range; AC limits apply at $T_A = +25^\circ\text{C}$ and $V_{CC} = +5.0\text{ V}$.

**OC — Open Collector