

32 Bit RIMM®4800 Module (with 256/288Mb RDRAM® Devices)

Overview

The 32 Bit RIMM[®] 4800 module is a general purpose highperformance line of memory modules suitable for use in a broad range of applications including computer memory, personal computers, workstations, and other applications where high bandwidth and low latency are required.

The 32 Bit RIMM4800 module consists of 256Mb/288Mb RDRAM® devices. These are extremely high-speed CMOS DRAMs organized as 16M words by 16 or 18 bits. The use of Rambus Signaling Level (RSL) technology permits the use of conventional system and board design technologies. The module supports 1200MHz transfer rate per pin, resulting in total module bandwidth of 4800MB/s or 4.8GB/s.

The 32 Bit RIMM4800 module provides two independent 16 or 18 bit memory channels to facilitate compact system design. The "Thru" Channel enters and exits the module to support a connection to or from a controller, memory slot, or termination. The "Term" Channel is terminated on the module and supports a connection from a controller or another memory slot.

The RDRAM architecture enables the highest sustained bandwidth for multiple, simultaneous, randomly addressed memory transactions. The separate control and data buses with independent row and column control yield over 95% bus efficiency. The RDRAM device multi-bank architecture supports up to four simultaneous transactions per device.

Related Documentation

Datasheets for RDRAM memory system components are available on the web at **www.rdram.com**. Check the RDRAM website regularly for the latest document. Change History and datasheet updates.

Features

- 2 Independent RDRAM channels, 1 pass through and 1 terminated on 32 Bit RIMM4800 module
- High speed 1200MHz RDRAM devices
- 232 edge connector pads with 1mm pad spacing
- Module PCB size: 133.35mm x 34.93mm x 1.27mm (5.25" x 1.375" x 0.05")
- Gold plated edge connector pad contacts
- Serial Presence Detect (SPD) support
- Operates from a 2.5 volt supply $(\pm 5\%)$
- Low power and powerdown self refresh modes
- Separate Row and Column buses for higher efficiency

Key Timing Parameters

The following table lists the frequency and latency bins available for 32 Bit RIMM4800 modules.

Table 1: RIMM Module Frequency and Latency

RDRAM Core Organization	I/O Freq. MHz	t _{rac} (Core Access Time) ns		
x 16	1200	32		
x 16	1200	30		
x 18	1200	32		
x18	1200	30		

Form Factor

The 32 Bit RIMM4800 modules are offered in 232-pad 1mm edge connector pad pitch suitable for 232 contact RIMM connectors.






Table 2: Module Pad Numbers and Signal Names

Pad	Signal Name	Pad Signal Name			
A1	Gnd	B1	Gnd		
A2	SCK_THRU_L	B2	CMD_THRU_L		
A3	Gnd	В3	Gnd		
A4	DQA8_THRU_L	B4	DQA7_THRU_L		
A5	Gnd	B5	Gnd		
A6	DQA6_THRU_L	В6	DQA5_THRU_L		
A7	Gnd	B7	Gnd		
A8	DQA4_THRU_L	B8	DQA3_THRU_L		
A9	Gnd	B9	Gnd		
A10	DQA2_THRU_L	B10	DQA1_THRU_L		
A11 A12	Gnd	B11 B12	Gnd		
A12	DQA0_THRU_L Gnd	B12	CTMN_THRU_L Gnd		
A14	CFM_THRU_L	B13	CTM THRU L		
A15	Gnd	B15	Gnd		
A16	CFMN THRU L	B16	ROW2 THRU L		
A17	Gnd	B17	Gnd		
A18	ROW1 THRU L	B18	ROW0 THRU L		
A19	Gnd	B19	Gnd		
A20	COL4 THRU L	B20	COL3 THRU L		
A21	Gnd	B21	Gnd		
A22	COL2_THRU_L	B22	COL1_THRU_L		
A23	Gnd	B23	Gnd		
A24	COL0_THRU_L	B24	DQB0_THRU_L		
A25	Gnd	B25	Gnd		
A26	DQB1_THRU_L	B26	DQB2_THRU_L		
A27	Gnd	B27	Gnd		
A28	DQB3_THRU_L	B28	DQB4_THRU_L		
A29	Gnd	B29	Gnd		
A30	DQB5_THRU_L	B30	DQB6_THRU_L		
A31	Gnd	B31	Gnd		
A32	DQB7_THRU_L	B32	DQB8_THRU_L		
A33	God Turni	B33	Gnd		
A34	SOUT_THRU	B34	SIN_THRU		
A35	Gnd	B35	Gnd		
A36	DQB8_THRU_R Gnd	B36	DQB7_THRU_R		
A37 A38	DQB6 THRU R	B37 B38	Gnd DQB5 THRU R		
A39	Gnd	B39	Gnd		
A40	DQB4 THRU R	B40	DQB3 THRU R		
A41	Gnd	B41	Gnd		
A42	DOB2 THRU R	B42	DQB1 THRU R		
A43	Gnd	B43	Gnd		
A44	DQB0 THRU R	B44	COL0 THRU R		
A45	Gnd	B45	Gnd		
A46	COL1 THRU R	B46	COL2 THRU R		

Pad	Signal Name	Pad	Signal Name	
A59	Gnd	B59	Gnd	
A60	Vterm	B60	Vterm	
A61	Vterm	B61	Vterm	
A62	Gnd	B62	Gnd	
A63	DQA3_THRU_R	B63	DQA4_THRU_R	
A64	Gnd	B64	Gnd	
A65	DQA5_THRU_R	B65	DQA6_THRU_R	
A66	Gnd	B66	Gnd	
A67	DQA7_THRU_R	B67	DQA8_THRU_R	
A68	Gnd	B68	Gnd	
A69	Vdd	B69	Vdd	
A70	Gnd	B70	Gnd	
A71	SCK_THRU_R	B71	CTMN_TERM_L	
A72	Gnd	B72	Gnd	
A73	CMD_THRU_R	B73	CTM_TERM_L	
A74	Gnd	B74	Gnd	
A75	Vref	B75	Vemos	
A76	Vdd	B76	Vdd	
A77	SVdd	B77	SWP	
A78	Vdd	B78	Vdd	
A79	SCL	B79	SDA	
A80	Vdd	B80	Vdd	
A81	SA0	B81	SA1	
A82	Vdd	B82	Vdd	
A83	SA2	B83	SIN_TERM	
A84	Gnd	B84	Gnd	
A85	DQB8_TERM	B85	DQB7_TERM	
A86	Gnd	B86	Gnd	
A87	DQB6_TERM	B87	DQB5_TERM	
A88	Gnd	B88	Gnd	
A89	DQB4_TERM	B89	DQB3_TERM	
A90	Gnd	B90	Gnd	
A91	DQB2_TERM	B91	DQB1_TERM	
A92	Gnd	B92	Gnd	
A93	DQB0_TERM	B93	COL0_TERM	
A94	Gnd	B94	Gnd	
A95	COL1_TERM	B95	COL2_TERM	
A96	Gnd	B96	Gnd	
A97	COL3_TERM	B97	COL4_TERM	
A98	Gnd	B98	Gnd	
A99	ROW0_TERM	B99	ROW1_TERM	
A100	Gnd	B100	Gnd	
A101	ROW2_TERM	B101	CFMN_TERM	
A102	Gnd	B102	Gnd	
A103	CTM_TERM_R	B103	CFM_TERM	
A104	Gnd	B104	Gnd	



Table 2: Module Pad Numbers and Signal Names (Continued)

Pad	Signal Name	Pad Signal Name		
A47	Gnd	B47	Gnd	
A48	COL3_THRU_R	B48	COL4_THRU_R	
A49	Gnd	B49	Gnd	
A50	ROW0_THRU_R	B50	ROW1_THRU_R	
A51	Gnd	B51	Gnd	
A52	ROW2_THRU_R	B52	CFMN_THRU_R	
A53	Gnd	B53	Gnd	
A54	CTM_THRU_R	B54	CFM_THRU_R	
A55	Gnd	B55	Gnd	
A56	CTMN_THRU_R	B56	DQA0_THRU_R	
A57	Gnd	B57	Gnd	
A58	DQA1_THRU_R	B58	DQA2_THRU_R	

Pad	Signal Name	Pad	Signal Name
A105	CTMN_TERM_R	B105	DQA0_TERM
A106	Gnd	B106	Gnd
A107	DQA1_TERM	B107	DQA2_TERM
A108	Gnd	B108	Gnd
A109	DQA3_TERM	B109	DQA4_TERM
A110	Gnd	B110	Gnd
A111	DQA5_TERM	B111	DQA6_TERM
A112	Gnd	B112	Gnd
A113	DQA7_TERM	B113	DQA8_TERM
A114	Gnd	B114	Gnd
A115	CMD_TERM	B115	SCK_TERM
A116	Gnd	B116	Gnd

Table 3: Module Connector Pad Description

Signal	Module Connector Pads	I/O	Type	Description
CFM_THRU_L	A14	I	RSL	Clock From Master. Connects to left RDRAM device on "Thru" Channel. Interface clock used for receiving RSL signals from the controller. Positive polarity.
CFM_THRU_R	B54	I	Clock From Master. Connects to right RDRAM d "Thru" Channel. Interface clock used for receivin nals from the controller. Positive polarity.	
CFMN_THRU_L	A16	I	I RSL "Thru" Channel. Interface clock used for receiving RSL nals from the controller. Negative polarity.	
CFMN_THRU_R	B52	I	RSL	Clock From Master. Connects to right RDRAM device on "Thru" Channel. Interface clock used for receiving RSL signals from the controller. Negative polarity.
CMD_THRU_L	B2	I	V _{CMOS}	Serial Command Input used to read from and write to the control registers. Also used for power management. Connects to left RDRAM device on "Thru" Channel.
CMD_THRU_R	A73	I	V _{CMOS}	Serial Command Input used to read from and write to the control registers. Also used for power management. Connects to right RDRAM device on "Thru" Channel.
COL4_THRU_LC OL0_THRU_L	A20, B20, A22, B22, A24	I	RSL	"Thru" Channel Column bus. 5-bit bus containing control and address information for column accesses. Connects to left RDRAM device on "Thru" Channel.
COL4_THRU_RC OL0_THRU_R	B48, A48, B46, A46, B44	I	RSL "Thru" Channel Column bus. 5-bit bus containing control address information for column accesses. Connects to rig RDRAM device on "Thru" Channel.	
CTM_THRU_L	B14	I	RSL	Clock To Master. Connects to left RDRAM device on "Thru" Channel. Interface clock used for transmitting RSL signals to the controller. Positive polarity.



Table 3: Module Connector Pad Description (Continued)

Signal	Module Connector Pads	I/O	Туре	Description
CTM_THRU_R	A54	I	RSL	Clock To Master. Connects to right RDRAM device on "Thru" Channel. Interface clock used for transmitting RSL signals to the controller. Positive polarity.
CTMN_THRU_L	B12	I	Clock To Master. Connects to left RDRAM device on Channel. Interface clock used for transmitting RSL sign the controller. Negative polarity.	
CTMN_THRU_R	A56	I	RSL	Clock To Master. Connects to right RDRAM device on "Thru" Channel. Interface clock used for transmitting RSL signals to the controller. Negative polarity.
DQA8_THRU_L DQA0_THRU_L	A4, B4, A6, B6, A8, B8, A10, B10, A12	I/O	RSL	"Thru" Channel Data bus A. A 9-bit bus carrying a byte of read or write data between the controller and RDRAM devices on "Thru" Channel. Connects to left RDRAM device on "Thru" Channel. DQA8_THRU_L is non-functional on modules with x16 RDRAM devices.
DQA8_THRU_R DQA0_THRU_R	B67, A67, B65, A65, B63, A63, B58, A58, B56	I/O	RSL	"Thru" Channel Data bus A. A 9-bit bus carrying a byte of read or write data between the controller and RDRAM devices on "Thru" Channel. Connects to right RDRAM device on "Thru" Channel. DQA8_THRU_R is non-functional on modules with x16 RDRAM devices.
DQB8_THRU_LD QB0_THRU_L	B32, A32, B30, A30, B28, A28, B26, A26, B24	I/O	RSL	"Thru" Channel Data bus B. A 9-bit bus carrying a byte of read or write data between the controller and RDRAM devices on "Thru" Channel. Connects to left RDRAM device on "Thru" Channel. DQB8_THRU_L is non-functional on modules with x16 RDRAM devices.
DQB8_THRU_R DQB0_THRU_R	A36, B36, A38, B38, A40, B40, A42, B42, A44	I/O	RSL	"Thru" Channel Data bus B. A 9-bit bus carrying a byte of read or write data between the controller and RDRAM devices on "Thru" Channel. Connects to right RDRAM device on "Thru" Channel. DQB8_THRU_R is non-functional on modules with x16 RDRAM devices.
ROW2_THRU_L ROW0_THRU_L	B16, A18, B18	I	RSL	Row bus. 3-bit bus containing control and address information for row accesses. Connects to left RDRAM device on "Thru" Channel.
ROW2_THRU_R ROW0_THRU_R	A52, B50, A50	I	RSL	Row bus. 3-bit bus containing control and address information for row accesses. Connects to right RDRAM device on "Thru" Channel.
SCK_THRU_L	A2	I	V _{CMOS}	Serial Clock input. Clock source used to read from and write to "Thru" Channel RDRAM control registers. Connects to left RDRAM device on "Thru" Channel.
SCK_THRU_R	A71	I	V _{CMOS}	Serial Clock input. Clock source used to read from and write to "Thru" Channel RDRAM control registers. Connects to right RDRAM device on "Thru" Channel.
SIN_THRU	B34	I/O	V _{CMOS}	"Thru" Channel Serial I/O for reading from and writing to the control registers. Attaches to SIO0 of right RDRAM device on "Thru" Channel.



Table 3: Module Connector Pad Description (Continued)

Signal	Module Connector Pads	I/O	Type	Description
SOUT_THRU	A34	I/O	V _{CMOS}	"Thru" Channel Serial I/O for reading from and writing to the control registers. Attaches to SIO1 of left RDRAM device on "Thru" Channel.
CFM_TERM	B103	I	Clock from master. Connects to right RDRAM device "Term" Channel. Interface clock used for receiving RS nals from the controller. Positive polarity.	
CFMN_TERM	B101	I	RSL	Clock from master. Connects to right RDRAM device on "Term" Channel. Interface clock used for receiving RSL signals from the controller. Negative polarity.
CMD_TERM	A115	I	V _{CMOS}	Serial Command Input used to read from and write to the control registers. Also used for power management. Connects to right RDRAM device on "Term" Channel.
COL4_TERMCO L0_TERM	B97, A97, B95, A95, B93	I	RSL	"Term" Channel Column bus. 5-bit bus containing control and address information for column accesses. Connects to right RDRAM device on "Term" Channel.
CTM_TERM_L	B73	I	RSL	Clock To Master. Connects to left RDRAM device on "Term" Channel. Interface clock used for transmitting RSL signals to the controller. Positive polarity.
CTM_TERM_R	A103	I	RSL	Clock To Master. Connects to right RDRAM device on "Term" Channel. Interface clock used for transmitting RSL signals to the controller. Positive polarity.
CTMN_TERM_L	B71	I	RSL	Clock To Master. Connects to left RDRAM device on "Term" Channel. Interface clock used for transmitting RSL signals to the controller. Negative polarity.
CTMN_TERM_R	A105	I	RSL	Clock To Master. Connects to right RDRAM device on "Term" Channel. Interface clock used for transmitting RSL signals to the controller. Negative polarity.
DQA8_TERMDQ A0_TERM	B113, A113, B111, A111, B109, A109, B107, A107, B105	I/O	RSL	"Term" Channel Data bus A. A 9-bit bus carrying a byte of read or write data between the controller and RDRAM devices on "Term" Channel. Connects to right RDRAM device on "Term" Channel. DQA8_TERM is non-functional on modules with x16 RDRAM devices.
DQB8_TERMDQ B0_TERM	A85, B85, A87, B87, A89, B89, A91, B91, A93	I/O	RSL	"Term" Channel Data bus B. A 9-bit bus carrying a byte of read or write data between the controller and RDRAM devices on "Term" Channel. Connects to right RDRAM device on "Term" Channel. DQB8_TERM is non-functional on modules with x16 RDRAM devices.
ROW2_TERMRO W0_TERM	A101, B99, A99	I	RSL	"Term" Channel Row bus. 3-bit bus containing control and address information for row accesses. Connects to right RDRAM device on "Term" Channel.
SCK_TERM	B115	I	V _{CMOS}	Serial Clock input. Clock source used to read from and write to "Term" Channel RDRAM control registers. Connects to right RDRAM device on "Term" Channel.



Table 3: Module Connector Pad Description (Continued)

Signal	Module Connector Pads	I/O	Type	Description
SIN_TERM	B83	I/O	V _{CMOS}	"Term" Channel Serial I/O for reading from and writing to the control registers. Attaches to SIO0 of left RDRAM device on "Term" Channel.
V _{TERM}	A60, B60, A61, B61			"Term" Channel Termination voltage.
Gnd	A1, A3, A5, A7, A9, A11, A13, A15, A17, A19, A21, A23, A25, A27, A29, A31, A33, A35, A37, A39, A41, A43, A45, A47, A49, A51, A53, A55, A57, A59, A62, A64, A66, A68, A70, A72, A74, A84, A86, A88, A90, A92, A94, A96, A98, A100, A102, A104, A106, A108, A110, A112, A114, A116, B1, B3, B5, B7, B9, B11, B13, B15, B17, B19, B21, B23, B25, B27, B29, B31, B33, B35, B37, B39, B41, B43, B45, B47, B49, B51, B53, B55, B57, B59, B62, B64, B66, B68, B70, B72, B74, B84, B86, B88, B90, B92, B94, B96, B98, B100, B102, B104, B106, B108, B110, B112, B114, B116			Ground reference for RDRAM core and interface.
SA0	A81	I	SV _{DD}	Serial Presence Detect Address 0.
SA1	B81	I	SV _{DD}	Serial Presence Detect Address 1.
SA2	A83	I	SV _{DD}	Serial Presence Detect Address 2.
SCL	A79	I	SV _{DD}	Serial Presence Detect Clock.
SDA	B79	I/O	SV _{DD}	Serial Presence Detect Data (Open Collector I/O).
SV _{DD}	A77			SPD Voltage. Used for signals SCL, SDA, SWE, SA0, SA1 and SA2.
SWP	B77	I	SV _{DD}	Serial Presence Detect Write Protect (active high). When low, the SPD can be written as well as read.
V _{CMOS}	B75			CMOS I/O Voltage. Used for signals CMD, SCK, SIN, SOUT.
Vdd	A69, B69, A76, B76, A78, B78, A80, B80, A82, B82			Supply voltage for the RDRAM core and interface logic.
Vref	A75			Logic threshold reference voltage for both "Thru" Channel and "Term" Channel RSL signals.

Page 6 Advance Information Document DL0164 Version 0.1






Figure 1: 32 Bit RIMM Module Functional Diagram



Absolute Maximum Ratings

Symbol	Parameter	Min	Max	Unit
V _{I,ABS}	Voltage applied to any RSL or CMOS signal pad with respect to Gnd	- 0.3	$V_{DD} + 0.3$	V
V _{DD,ABS}	Voltage on VDD with respect to Gnd	- 0.5	V _{DD} + 1.0	V
T _{STORE}	Storage temperature	- 50	100	°C

DC Recommended Electrical Conditions

Symbol	Parameter and Conditions	Min	Max	Unit
V _{DD}	Supply voltage ^a	2.50 - 0.13	2.50 + 0.13	V
V _{CMOS}	CMOS I/O power supply at pad for 2.5V controllers: CMOS I/O power supply at pad for 1.8V controllers:	VDD 1.8 - 0.1	VDD 1.8 + 0.2	V V
V _{REF}	Reference voltage ^a	1.4 - 0.2	1.4 + 0.2	V
SVdd	Serial Presence Detector- positive power supply	2.2	3.6	V
V _{TERM}	Termination Voltage	1.8 - 0.09	1.8 + 0.09	V
V _{TERM} -V _{REF}	Nominal RSL signal half swing	-	0.46	V

a. see Direct RDRAM datasheet for more details

RIMM Module Current Profile

I _{DD}	Total Module Capacity: Total No. of 256/288Mb RDRAMs devices Module Capacity Per channel: No. of 256/288Mb RDRAM devices per channel: Module person and itions 8		256MB 8 128MB 4	128MB 4 64MB 2	Unit
	Module power conditions ^a	Max	Max	Max	
I_{DD1}	One RDRAM device per channel in Read ^b , balance in NAP mode	TBD	TBD	TBD	mA
I_{DD2}	One RDRAM device per channel in Read ^b , balance in Standby mode	TBD	TBD	TBD	mA
I_{DD3}	One RDRAM device per channel in Read ^b , balance in Active mode	TBD	TBD	TBD	mA
I_{DD4}	One RDRAM device per channel in Write, balance in NAP mode	TBD	TBD	TBD	mA
I_{DD5}	One RDRAM device per channel in Write, balance in Standby mode	TBD	TBD	TBD	mA
I_{DD6}	One RDRAM device per channel in Write, balance in Active mode	TBD	TBD	TBD	mA

a. Actual power will depend on individual RDRAM component specifications, memory controller and usage patterns. Please refer to specific RIMM module vendor data sheets for additional information. Power does not include Refresh Current. Max current computed for x16 256Mb RDRAM components. x18 288Mb RDRAM components use 8 mA more current per RDRAM device in Read and 60mA more current per RDRAM device in Write.

Page 8 Advance Information Document DL0164 Version 0.1



b. I/O current is a function of the % of 1's, to add I/O power for 50% 1's for a X16 need to add 257mA or 290mA for X18 ECC module for the following: $V_{DD} = 2.5V$, $V_{TERM} = 1.8V$, $V_{REF} = 1.4V$ and $V_{DIL} = V_{REF} - 0.5V$.

AC Electrical Specifications

Symbol	Parameter and Conditions: ^a 128MB, 256MB, 512MB Modules	Min	Тур	Max	Unit	
Z_{L}	Module Impedance of RSL Signals	25.2	25.2 28.0 30.8		Ω	
Z _{UL-CMOS}	Module Impedance of SCK and CMD signals	23.8	28.0	32.2	32.2 Ω	
T _{PD}	Average clock delay from finger to finger of all RSL clock nets (CTM, CTMN, CFM, and CFMN)	-	-	See Table ^b ps		
$\Delta T_{ ext{PD}}$	Propagation delay variation of RSL signals with respect to T _{PD} ^{a,c}	-21	- 21 ps		ps	
$\Delta T_{PD\text{-}CMOS}$	Propagation delay variation of SCK signal with respect to an average clock delay ^a	-250	-250 - 250 ps		ps	
$\Delta T_{\text{PD-SCK,CMD}}$	Propagation delay variation of CMD signal with respect to SCK signal	-200 - 200		ps		
$V_{\alpha}/V_{\rm IN}$	Attenuation Limit	19.0		%		
V _{XF} /V _{IN}	Forward crosstalk coefficient (200ps input rise time @ 20%-80%)	-	-	4.0	4.0 %	
V _{XB} /V _{IN}	Backward crosstalk coefficient (200ps input rise time @ 20%-80%)	-	-	2.0	2.0 %	
R _{DC}	DC Resistance Limit	-	-	0.8	0.8 Ω	

a. Specifications apply per channel

RIMM Modules T_{PD} Specification

Symbol	RIMM Module Capacity: No. of 256/288Mb RDRAMs:	512MB 16	256MB 8	128MB 4	Unit	
Symbol	Parameter and Condition for -800 & -1066 RIMM modules	Max	Max	Max		
T _{PD}	Propagation delay per channel, all RSL signals	1.36	1.02	0.89	ns	

Adjusted ΔT_{PD} Specification

Symbol	Parameter and Conditions	Adjusted Min/Max	Absolute Min / Max		Unit
$\Delta T_{ ext{PD}}$	Propagation delay variation of RSL signals with respect to $T_{\rm PD}$ for 4, 8, and 16 device modules	+/-[17+(18*(N/2) *ΔZ0)] ^a	-30	30	ps

b. T_{PD} or Average clock delay is defined as the average delay from finger to finger of all RSL clock nets (CTM, CTMN, CFM, and CFMN)

c. If the module meets the following specification, it is compliant to the specification. If the module does not meet these specifications, the specification can be adjusted by the "Adjusted ΔT_{PD} Specification" table



a. Where: N = Number of RDRAM devices installed on the RIMM module

 $\Delta Z0 = \text{delta } Z0\% = (\text{max } Z0 - \text{min } Z0)/(\text{min } Z0)$

(max Z0 and min Z0 are obtained from the loaded (high impedance) impedance coupons of all RSL layers on the modules)



Physical Dimensions




Table 4: 32 Bit RIMM4800 Module PCB Physical Description

Dimension	Description	Min	Nom	Max	Unit	
A	PCB length	133.20 5.244	133.35 5.250	133.50 5.256		
В	PCB height for 1.375" RIMM Module	-	34.93 1.375	35.08 1.381		
С	Center-center pad width from pad A1 to A60, B1 to B60	-	59.00 2.323	-	mm in	
D	Spacing from PCB left edge to connector key notch	78.100 3.075	78.175 3.078	78.250 3.081	mm in	
E	Spacing from contact pad PCB edge to side edge retainer notch	-	17.78 0.700	-	mm in	
F	PCB thickness	1.17 0.046	1.27 0.050	1.37 0.054	mm in	
G	Heat spreader thickness from PCB surface (one side) to heat spreader top surface	-	2.90 0.114	3.10 0.122	mm in	
Н	Center-center pad width from pad A61 to A68, B61 to B68	-	7.00 0.276	-	mm in	
J	Center-center pad width from pad A69 to A116, B69 to B116	-	47.00 1.850	-	mm in	

Serial Presence Detect

The 32 Bit RIMM4800 module supports the use of a Serial Presence Detect EEPROM. The specification and definition of the contents of this function are documented in the Serial Presence Detect Specification (DL-0066).

Module Weight

The maximum 32 Bit RIMM4800 module weight is 45 gm (1.575 oz) with a center of mass 20mm (0.787 in.) upwards from bottom edge.



Standard RIMM Module Marking

The 32 Bit RIMM4800 modules available from RIMM module manufacturers will be marked as shown. This industry standard marking will help OEMs and users identify RIMM modules for use in specific system applications. This marking also assists OEMs or users to specify and verify if the correct RIMM

modules are installed in their systems. In the diagram, a label is shown attached to the RIMM module's heat spreader. This label contains suggested vendor specific information. Information contained on the label is specific to the RIMM module and provides RDRAM device information without requiring removal of the 32 Bit RIMM4800 module's heat spreader.




Table 5: Standard 32 Bit RIMM4800 Module Marking

	Label Field	Description	Marked Text	Unit
A	Module Memory Capacity	Total number of 8-bit or 9-bit MBytes of RDRAM storage in RIMM module	512MB, 256MB, 128MB	MBytes
В	Number of RDRAMs	Total number of RDRAM devices contained in the RIMM module	/16, /8, /4	RDRAM devices
С	ECC Support	Indicates whether the RIMM module supports 8-bit (no ECC) or 9-bit (ECC) Bytes	blank = 8-bit Byte ECC = 9-bit Byte	-
D	Core Org	Core organization	32s	-
Е	Memory Speed	Data transfer speed for RDRAM devices	1200	MHz
F	t _{RAC}	Row Access Time (optional field)	-30, -31 or blank	ns
G	Gerber Version	PCB Gerber file revision used on RIMM module (optional field)	Rev 1.00 = G100 or blank	-
Н	SPD Version	SPD code version (optional field)	Rev 1.00 = S100 or blank	-
J	Vendor	Vendor specific part no., date code, mfg codes		-
K	Vendor	Vendor specific barcode information (optional field)		-
L	Vendor	Vendor logo area, country of origin		-

Page 12 Advance Information Document DL0164 Version 0.1



Table Of Contents

Overview
Related Documentation
Features 1
Key Timing Parameters
Form Factor
Module Pad Numbers and Signal Names 2 - 3
Module Connector Pad Description
32 Bit RIMM4800 Module Functional Diagram 7
Absolute Maximum Ratings
DC Recommended Electrical Conditions 8
RIMM Module Supply Current Profile 8
AC Electrical Specifications
RIMM Modules T _{PD} Specification
Adjusted ΔT_{PD} Specification
Physical Dimensions
Serial Presence Detect
Module Weight
Standard RIMM Module Marking

Copyright © February 2003, Rambus Inc. All rights reserved.

No part of this document may be reproduced, stored in a retrieval system, or transmitted, in any form or by any means without the prior written permission of Rambus Inc.

Rambus, RDRAM, RIMM, and the Rambus Logo are registered trademarks of Rambus Inc. Direct Rambus, Direct RDRAM, QRSL, and SO-RIMM are trademarks of Rambus Inc.

Rambus Inc. assumes no responsibility or liability for any use of the information contained herein. RDRAM components are manufactured and sold by RDRAM partners. RDRAM partners provide the datasheets specific to their products. For a list of partners who are providing RDRAM components, refer to our website: www.rdram.com.

Data contained in this document is preliminary and subject to change without notice. Rambus Inc. assumes no responsibility for any errors that may appear in this document. Rambus Inc. makes no warranties, express or implied, of functionality or suitability for any purpose. No license is granted by its implication or otherwise under any patent or patent rights of Rambus Inc.

Document DL0164 Version 0.1

Rambus Inc. 4440 El Camino Real Los Altos, California USA 94022

Telephone: 650-947-5000 Fax: 650-947-5001 www.rambus.com