## advanced information

## DESCRIPTION

The 10133 is a high speed, low power, ECL quad latch consisting of four bistable latch circuits with D-type inputs and gated Q outputs. Open emitters allow a large number of outputs to be wire-ORed together. Latch outputs are gated, allowing direct wiring to a bus. When the clock is high, the outputs will follow the $D$ inputs. Information is latched on the negative going transition of the clock.
The outputs are gated low when the output enable is high. All four latches may be clocked at one time with the common clock, or each half may be clocked separately with its clock.

## LOGIC DIAGRAM



## TEMPERATURE RANGE

- -30 to $+85^{\circ} \mathrm{C}$ Operating Ambient


## PACKAGE TYPE

## DIGITAL 10,000 SERIES ECL

## FEATURES

- FAST PROPAGATION DELAY
= 4.0 ns TYP CLOCK OR DATA TO OUTPUT
$=2.0$ ns TYP ENABLE TO OUTPUT
$=0.7 \mathrm{~ns}$ TYP SETUP AND HOLD TIMES
- GATED OUTPUTS FOR BUS-ORIENTED APPLICATIONS
- HIGH DENSITY - FOUR LATCHES PLUS GATING
- LOW POWER DISSIPATION $=290 \mathrm{~mW} /$ PACKAGE TYP (NO LOAD)
- HIGH FANOUT CAPABILITY - CAN DRIVE FOUR $50 \Omega$ LINES
- HIGH IMMUNITY FROM POWER SUPPLY VARIATIONS: $\mathrm{V}_{\mathrm{EE}}=-5.2 \mathrm{~V} \pm 5 \%$ RECOMMENDED
- MEETS ECL 10,000 SERIES STANDARD INTERFACE SPECIFICATIONS


## APPLICATIONS

## - TEMPORARY STORAGE ELEMENT IN:

high speed central processors
high speed peripherals and memories
high speed digital communications instrumentation
test equipment

- BUS-ORIENTED STORAGE REGISTER FOR:
mini-computers
array processors

TRUTH TABLE

| $\overline{\mathrm{G}}$ | C | D | $\mathrm{Q}_{\mathrm{n}+1}$ |
| :---: | :---: | :---: | :---: |
| H | $\phi$ | $\phi$ | L |
| L | L | $\phi$ | $\mathrm{Q}_{\mathrm{n}}$ |
| L | H | L | L |
| $L$ | H | H | H |

[^0]
## NOTES:

1. For $A C$ tests, all input and output cables to the scope are equal lengths of 50 -ohm coaxial cable. Wire length should be $<\mathbf{1 / 4}$ inch from $T P_{\text {in }}$ to input pin and $T P_{\text {out }}$ to output pin. A $50-\mathrm{ohm}$ termination to ground is located in each scope input. Unused outputs are connected to a $\mathbf{5 0} \mathbf{0 h m}$ resistor to ground.
2. Each ECL 10,000 series device has been designed to meet the DC specifications shown in the test table, after thermal equilibrium has been established. The circuit is in a test socket or mounted on a printed circuit board and transverse air flow greater than 500 fpm is maintained. Voltage levels will shift approximately 5 mV with an air flow of 200 linear fpm. Outputs are terminated through a $\mathbf{5 0}$-ohm resistor to $\mathbf{- 2 . 0}$ volts.

DIGITAL 1,000/10,000 SERIES ECL - 10133
ELECTRICAL CHARACTERISTICS
( at Listed Voltages and Ambient Temperatures).

tOutput level to be measured after a clock pulse has been applied to the clock input ( P in 4).
t tData input at proper high/low level while clock pulse is high so that device latches at proper high/low level for test. Levels are measured after device has latched.

SWITCHING TIME TEST CIRCUIT

${ }^{\bullet}$ tsetup is minimum time before the negative transition of the clock pulse (C) that information must be present at the data input (D).

* thold is the minimum time after the negative transition of the clock pulse (C) that information must remain unchanged at the data input (D).

PROPAGATION DELAY WAVEFORMS @ $25^{\circ} \mathrm{C}$



[^0]:    $\mathrm{C}=\overline{\mathrm{C}}_{\mathrm{C}}+\mathrm{C}_{\mathrm{E}}$
    $\phi=$ Don't Care

